David Vu

Array ( [id] => 6383463 [patent_doc_number] => 20100176463 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-15 [patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME' [patent_app_type] => utility [patent_app_number] => 12/663737 [patent_app_country] => US [patent_app_date] => 2008-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 10606 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20100176463.pdf [firstpage_image] =>[orig_patent_app_number] => 12663737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4660951 [patent_doc_number] => 20080251858 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-16 [patent_title] => 'FIELD EFFECT TRANSISTOR AND METHOD FOR MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/122805 [patent_app_country] => US [patent_app_date] => 2008-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3207 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20080251858.pdf [firstpage_image] =>[orig_patent_app_number] => 12122805 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4538414 [patent_doc_number] => 07888804 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-15 [patent_title] => 'Method for forming self-aligned contacts and local interconnects simultaneously' [patent_app_type] => utility [patent_app_number] => 12/113855 [patent_app_country] => US [patent_app_date] => 2008-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4009 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/888/07888804.pdf [firstpage_image] =>[orig_patent_app_number] => 12113855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8375232 [patent_doc_number] => 08258023 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-04 [patent_title] => 'Thin film transistor and method for preparing the same' [patent_app_type] => utility [patent_app_number] => 12/451051 [patent_app_country] => US [patent_app_date] => 2008-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4090 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12451051 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4946961 [patent_doc_number] => 20080303087 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-11 [patent_title] => 'Semiconductor device with integrated trench lateral power MOSFETs and planar devices' [patent_app_type] => utility [patent_app_number] => 12/149016 [patent_app_country] => US [patent_app_date] => 2008-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 276 [patent_figures_cnt] => 276 [patent_no_of_words] => 30975 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0303/20080303087.pdf [firstpage_image] =>[orig_patent_app_number] => 12149016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6271688 [patent_doc_number] => 20100117072 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-13 [patent_title] => 'LIGHT EMITTING APPARATUS AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/596998 [patent_app_country] => US [patent_app_date] => 2008-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9497 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20100117072.pdf [firstpage_image] =>[orig_patent_app_number] => 12596998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6382822 [patent_doc_number] => 20100176363 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-15 [patent_title] => 'VARIABLE RESISTANCE ELEMENT AND SEMICONDUCTOR DEVICE PROVIDED WITH THE SAME' [patent_app_type] => utility [patent_app_number] => 12/602933 [patent_app_country] => US [patent_app_date] => 2008-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 9176 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20100176363.pdf [firstpage_image] =>[orig_patent_app_number] => 12602933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4810581 [patent_doc_number] => 20080191212 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-14 [patent_title] => 'Thin film transistor array panel and manufacturing methd thereof' [patent_app_type] => utility [patent_app_number] => 12/082495 [patent_app_country] => US [patent_app_date] => 2008-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 6949 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20080191212.pdf [firstpage_image] =>[orig_patent_app_number] => 12082495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4660281 [patent_doc_number] => 20080251188 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-16 [patent_title] => 'METHOD FOR MANUFACTURING DEVICE' [patent_app_type] => utility [patent_app_number] => 12/061867 [patent_app_country] => US [patent_app_date] => 2008-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5227 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20080251188.pdf [firstpage_image] =>[orig_patent_app_number] => 12061867 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5543179 [patent_doc_number] => 20090153056 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'PIXEL STRUCTURE, DISPLAY PANEL, ELETRO-OPTICAL APPARATUS, AND METHOD THEREROF' [patent_app_type] => utility [patent_app_number] => 12/060873 [patent_app_country] => US [patent_app_date] => 2008-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9222 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20090153056.pdf [firstpage_image] =>[orig_patent_app_number] => 12060873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4542828 [patent_doc_number] => 07875908 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-25 [patent_title] => 'Selective links in silicon hetero-junction bipolar transistors using carbon doping and method of forming same' [patent_app_type] => utility [patent_app_number] => 12/060615 [patent_app_country] => US [patent_app_date] => 2008-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 3242 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/875/07875908.pdf [firstpage_image] =>[orig_patent_app_number] => 12060615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4469353 [patent_doc_number] => 07943454 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-17 [patent_title] => 'Method for dual stress liner' [patent_app_type] => utility [patent_app_number] => 12/080016 [patent_app_country] => US [patent_app_date] => 2008-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 4062 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/943/07943454.pdf [firstpage_image] =>[orig_patent_app_number] => 12080016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6208309 [patent_doc_number] => 20110133239 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-09 [patent_title] => 'Substrate structrue for light-emitting diode' [patent_app_type] => utility [patent_app_number] => 12/078462 [patent_app_country] => US [patent_app_date] => 2008-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2756 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20110133239.pdf [firstpage_image] =>[orig_patent_app_number] => 12078462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6304067 [patent_doc_number] => 20100108999 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-06 [patent_title] => 'PROCESS FOR PREPARING AN ELECTRONIC DEVICE' [patent_app_type] => utility [patent_app_number] => 12/597246 [patent_app_country] => US [patent_app_date] => 2008-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8760 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20100108999.pdf [firstpage_image] =>[orig_patent_app_number] => 12597246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 243282 [patent_doc_number] => 07589016 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-15 [patent_title] => 'Method of depositing a sculptured copper seed layer' [patent_app_type] => utility [patent_app_number] => 12/075355 [patent_app_country] => US [patent_app_date] => 2008-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 7934 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/589/07589016.pdf [firstpage_image] =>[orig_patent_app_number] => 12075355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9376323 [patent_doc_number] => 08680588 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-03-25 [patent_title] => 'Field effect transistor with buried gate pattern' [patent_app_type] => utility [patent_app_number] => 12/072440 [patent_app_country] => US [patent_app_date] => 2008-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 69 [patent_no_of_words] => 6489 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12072440 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4723959 [patent_doc_number] => 20080203500 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-28 [patent_title] => 'Semiconductor device and production method therefor' [patent_app_type] => utility [patent_app_number] => 12/071126 [patent_app_country] => US [patent_app_date] => 2008-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8236 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0203/20080203500.pdf [firstpage_image] =>[orig_patent_app_number] => 12071126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 92897 [patent_doc_number] => 07737445 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-15 [patent_title] => 'Contact portion of semiconductor device, and thin film transistor array panel for display device including the contact portion' [patent_app_type] => utility [patent_app_number] => 12/030992 [patent_app_country] => US [patent_app_date] => 2008-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 47 [patent_no_of_words] => 10816 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/737/07737445.pdf [firstpage_image] =>[orig_patent_app_number] => 12030992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4546727 [patent_doc_number] => 07960245 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-14 [patent_title] => 'Dual wired integrated circuit chips' [patent_app_type] => utility [patent_app_number] => 12/029575 [patent_app_country] => US [patent_app_date] => 2008-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4940 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 290 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/960/07960245.pdf [firstpage_image] =>[orig_patent_app_number] => 12029575 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4829248 [patent_doc_number] => 20080128783 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'SPLIT-GATE NON-VOLATILE MEMORY CELLS INCLUDING RAISED OXIDE LAYERS ON FIELD OXIDE REGIONS' [patent_app_type] => utility [patent_app_number] => 12/027771 [patent_app_country] => US [patent_app_date] => 2008-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 6697 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20080128783.pdf [firstpage_image] =>[orig_patent_app_number] => 12027771 [rel_patent_id] =>[rel_patent_doc_number] =>)