
David Vu
Examiner (ID: 8926, Phone: (571)272-1798 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2048 |
| Issued Applications | 1711 |
| Pending Applications | 95 |
| Abandoned Applications | 268 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 102484
[patent_doc_number] => 07723225
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Solder bump confinement system for an integrated circuit package'
[patent_app_type] => utility
[patent_app_number] => 11/671900
[patent_app_country] => US
[patent_app_date] => 2007-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4061
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/723/07723225.pdf
[firstpage_image] =>[orig_patent_app_number] => 11671900
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/671900 | Solder bump confinement system for an integrated circuit package | Feb 5, 2007 | Issued |
Array
(
[id] => 4952593
[patent_doc_number] => 20080185617
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'Strained MOS device and methods for forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/702390
[patent_app_country] => US
[patent_app_date] => 2007-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3593
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20080185617.pdf
[firstpage_image] =>[orig_patent_app_number] => 11702390
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/702390 | Strained MOS device and methods for forming the same | Feb 4, 2007 | Issued |
Array
(
[id] => 5098757
[patent_doc_number] => 20070182017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-09
[patent_title] => 'Semiconductor devices and methods of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/702210
[patent_app_country] => US
[patent_app_date] => 2007-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7162
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20070182017.pdf
[firstpage_image] =>[orig_patent_app_number] => 11702210
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/702210 | Semiconductor devices and methods of manufacturing the same | Feb 4, 2007 | Issued |
Array
(
[id] => 196650
[patent_doc_number] => 07638423
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-29
[patent_title] => 'Semiconductor device and method of forming wires of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/701420
[patent_app_country] => US
[patent_app_date] => 2007-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3911
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/638/07638423.pdf
[firstpage_image] =>[orig_patent_app_number] => 11701420
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/701420 | Semiconductor device and method of forming wires of semiconductor device | Feb 1, 2007 | Issued |
Array
(
[id] => 274618
[patent_doc_number] => 07560784
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-14
[patent_title] => 'Fin PIN diode'
[patent_app_type] => utility
[patent_app_number] => 11/669970
[patent_app_country] => US
[patent_app_date] => 2007-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 7270
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/560/07560784.pdf
[firstpage_image] =>[orig_patent_app_number] => 11669970
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/669970 | Fin PIN diode | Jan 31, 2007 | Issued |
Array
(
[id] => 4952621
[patent_doc_number] => 20080185645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'SEMICONDUCTOR STRUCTURE INCLUDING STEPPED SOURCE/DRAIN REGION'
[patent_app_type] => utility
[patent_app_number] => 11/670100
[patent_app_country] => US
[patent_app_date] => 2007-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4542
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20080185645.pdf
[firstpage_image] =>[orig_patent_app_number] => 11670100
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/670100 | SEMICONDUCTOR STRUCTURE INCLUDING STEPPED SOURCE/DRAIN REGION | Jan 31, 2007 | Abandoned |
Array
(
[id] => 133790
[patent_doc_number] => 07696544
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-13
[patent_title] => 'Solid-state image sensing device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/700000
[patent_app_country] => US
[patent_app_date] => 2007-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 41
[patent_no_of_words] => 6524
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/696/07696544.pdf
[firstpage_image] =>[orig_patent_app_number] => 11700000
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/700000 | Solid-state image sensing device and manufacturing method thereof | Jan 30, 2007 | Issued |
Array
(
[id] => 4890819
[patent_doc_number] => 20080099916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'BONDING STRUCTURE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/669160
[patent_app_country] => US
[patent_app_date] => 2007-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3430
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20080099916.pdf
[firstpage_image] =>[orig_patent_app_number] => 11669160
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/669160 | Bonding structure | Jan 30, 2007 | Issued |
Array
(
[id] => 5101354
[patent_doc_number] => 20070184616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-09
[patent_title] => 'Nonvolatile memory device and method of forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/700370
[patent_app_country] => US
[patent_app_date] => 2007-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6492
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20070184616.pdf
[firstpage_image] =>[orig_patent_app_number] => 11700370
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/700370 | Nonvolatile memory device and method of forming the same | Jan 30, 2007 | Issued |
Array
(
[id] => 5069624
[patent_doc_number] => 20070190726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'Semiconductor device and related fabrication method'
[patent_app_type] => utility
[patent_app_number] => 11/699990
[patent_app_country] => US
[patent_app_date] => 2007-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10195
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0190/20070190726.pdf
[firstpage_image] =>[orig_patent_app_number] => 11699990
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/699990 | Semiconductor device and related fabrication method | Jan 30, 2007 | Issued |
Array
(
[id] => 5002586
[patent_doc_number] => 20070200152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-30
[patent_title] => 'Image sensor with inter-pixel isolation'
[patent_app_type] => utility
[patent_app_number] => 11/701280
[patent_app_country] => US
[patent_app_date] => 2007-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1407
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0200/20070200152.pdf
[firstpage_image] =>[orig_patent_app_number] => 11701280
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/701280 | Image sensor with inter-pixel isolation | Jan 30, 2007 | Issued |
Array
(
[id] => 4977366
[patent_doc_number] => 20070218599
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-20
[patent_title] => 'Method for producing silicon wafer and silicon wafer'
[patent_app_type] => utility
[patent_app_number] => 11/700650
[patent_app_country] => US
[patent_app_date] => 2007-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3628
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20070218599.pdf
[firstpage_image] =>[orig_patent_app_number] => 11700650
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/700650 | Method for producing silicon wafer and silicon wafer | Jan 29, 2007 | Abandoned |
Array
(
[id] => 4845969
[patent_doc_number] => 20080182377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-31
[patent_title] => 'METHOD OF FORMING A MULTI-BIT NONVOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/668210
[patent_app_country] => US
[patent_app_date] => 2007-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3875
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20080182377.pdf
[firstpage_image] =>[orig_patent_app_number] => 11668210
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/668210 | Method of forming a multi-bit nonvolatile memory device | Jan 28, 2007 | Issued |
Array
(
[id] => 5177584
[patent_doc_number] => 20070178644
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-02
[patent_title] => 'Semiconductor device having an insulating layer and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/698070
[patent_app_country] => US
[patent_app_date] => 2007-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4573
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20070178644.pdf
[firstpage_image] =>[orig_patent_app_number] => 11698070
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/698070 | Semiconductor device having an insulating layer and method of fabricating the same | Jan 25, 2007 | Abandoned |
Array
(
[id] => 5069661
[patent_doc_number] => 20070190763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'Method of manufacturing semiconductor device and semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 11/657570
[patent_app_country] => US
[patent_app_date] => 2007-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 4848
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0190/20070190763.pdf
[firstpage_image] =>[orig_patent_app_number] => 11657570
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/657570 | Method of manufacturing semiconductor device and semiconductor memory device | Jan 24, 2007 | Issued |
Array
(
[id] => 5069619
[patent_doc_number] => 20070190721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'Semiconductor memory device having an alloy metal gate electrode and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/655180
[patent_app_country] => US
[patent_app_date] => 2007-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4645
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0190/20070190721.pdf
[firstpage_image] =>[orig_patent_app_number] => 11655180
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/655180 | Semiconductor memory device having an alloy metal gate electrode and method of manufacturing the same | Jan 18, 2007 | Abandoned |
Array
(
[id] => 4825943
[patent_doc_number] => 20080124886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-29
[patent_title] => 'METHOD OF FABRICATING CAPACITOR OVER BIT LINE AND BOTTOM ELECTRODE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/624220
[patent_app_country] => US
[patent_app_date] => 2007-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 4921
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20080124886.pdf
[firstpage_image] =>[orig_patent_app_number] => 11624220
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/624220 | Method of fabricating capacitor over bit line and bottom electrode thereof | Jan 17, 2007 | Issued |
Array
(
[id] => 23708
[patent_doc_number] => 07795151
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-14
[patent_title] => 'Methods of forming a trench having side surfaces including a uniform slope'
[patent_app_type] => utility
[patent_app_number] => 11/624410
[patent_app_country] => US
[patent_app_date] => 2007-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4565
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/795/07795151.pdf
[firstpage_image] =>[orig_patent_app_number] => 11624410
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/624410 | Methods of forming a trench having side surfaces including a uniform slope | Jan 17, 2007 | Issued |
Array
(
[id] => 5095690
[patent_doc_number] => 20070117299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-24
[patent_title] => 'Memory cells having underlying source-line connections'
[patent_app_type] => utility
[patent_app_number] => 11/654834
[patent_app_country] => US
[patent_app_date] => 2007-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5810
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20070117299.pdf
[firstpage_image] =>[orig_patent_app_number] => 11654834
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/654834 | Memory cells having underlying source-line connections | Jan 17, 2007 | Abandoned |
Array
(
[id] => 5188635
[patent_doc_number] => 20070166943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-19
[patent_title] => 'Method of fabricating semiconductor device having storage capacitor and higher voltage resistance capacitor and semiconductor device fabricated using the same'
[patent_app_type] => utility
[patent_app_number] => 11/654010
[patent_app_country] => US
[patent_app_date] => 2007-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3526
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20070166943.pdf
[firstpage_image] =>[orig_patent_app_number] => 11654010
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/654010 | Method of fabricating semiconductor device having storage capacitor and higher voltage resistance capacitor and semiconductor device fabricated using the same | Jan 16, 2007 | Issued |