David Vu

Array ( [id] => 6988731 [patent_doc_number] => 20050087834 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-28 [patent_title] => 'High frequency power transistor device, integrated circuit, and fabrication method thereof' [patent_app_type] => utility [patent_app_number] => 10/946870 [patent_app_country] => US [patent_app_date] => 2004-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3626 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0087/20050087834.pdf [firstpage_image] =>[orig_patent_app_number] => 10946870 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5823727 [patent_doc_number] => 20060060909 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-23 [patent_title] => 'Memory cell' [patent_app_type] => utility [patent_app_number] => 10/945762 [patent_app_country] => US [patent_app_date] => 2004-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 6839 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20060060909.pdf [firstpage_image] =>[orig_patent_app_number] => 10945762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 425470 [patent_doc_number] => 07271453 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-09-18 [patent_title] => 'Buried biasing wells in FETS' [patent_app_type] => utility [patent_app_number] => 10/711450 [patent_app_country] => US [patent_app_date] => 2004-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 3037 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/271/07271453.pdf [firstpage_image] =>[orig_patent_app_number] => 10711450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 861311 [patent_doc_number] => 07372106 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-13 [patent_title] => 'Semiconductor device and method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/944260 [patent_app_country] => US [patent_app_date] => 2004-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 3666 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/372/07372106.pdf [firstpage_image] =>[orig_patent_app_number] => 10944260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7114351 [patent_doc_number] => 20050067651 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-31 [patent_title] => 'Nonvolatile memory cell employing a plurality of dielectric nanoclusters and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/944382 [patent_app_country] => US [patent_app_date] => 2004-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4647 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20050067651.pdf [firstpage_image] =>[orig_patent_app_number] => 10944382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 694844 [patent_doc_number] => 07071082 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-04 [patent_title] => 'Silicon crystallization method' [patent_app_type] => utility [patent_app_number] => 10/939474 [patent_app_country] => US [patent_app_date] => 2004-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 31 [patent_no_of_words] => 9376 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/071/07071082.pdf [firstpage_image] =>[orig_patent_app_number] => 10939474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5724203 [patent_doc_number] => 20060054963 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'Non-volatile and non-uniform trapped-charge memory cell structure and method of fabrication' [patent_app_type] => utility [patent_app_number] => 10/938325 [patent_app_country] => US [patent_app_date] => 2004-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5262 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20060054963.pdf [firstpage_image] =>[orig_patent_app_number] => 10938325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5708108 [patent_doc_number] => 20060049452 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-09 [patent_title] => 'Novel LDMOS IC technology with low threshold voltage' [patent_app_type] => utility [patent_app_number] => 10/936280 [patent_app_country] => US [patent_app_date] => 2004-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2864 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20060049452.pdf [firstpage_image] =>[orig_patent_app_number] => 10936280 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5903488 [patent_doc_number] => 20060046402 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Flash cell structures and methods of formation' [patent_app_type] => utility [patent_app_number] => 10/930323 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3154 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20060046402.pdf [firstpage_image] =>[orig_patent_app_number] => 10930323 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5898229 [patent_doc_number] => 20060043462 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Stepped gate configuration for non-volatile memory' [patent_app_type] => utility [patent_app_number] => 10/928082 [patent_app_country] => US [patent_app_date] => 2004-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3576 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0043/20060043462.pdf [firstpage_image] =>[orig_patent_app_number] => 10928082 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7080542 [patent_doc_number] => 20050045922 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Semiconductor power device with charge compensation structure and monolithic integrated circuit, and method for fabricating it' [patent_app_type] => utility [patent_app_number] => 10/927270 [patent_app_country] => US [patent_app_date] => 2004-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7006 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20050045922.pdf [firstpage_image] =>[orig_patent_app_number] => 10927270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7080558 [patent_doc_number] => 20050045938 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Semiconductor device with silicon-germanium gate electrode and method for manufacturing thereof' [patent_app_type] => utility [patent_app_number] => 10/925990 [patent_app_country] => US [patent_app_date] => 2004-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7594 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20050045938.pdf [firstpage_image] =>[orig_patent_app_number] => 10925990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7033834 [patent_doc_number] => 20050032344 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Group III nitride compound semiconductor laser' [patent_app_type] => utility [patent_app_number] => 10/924999 [patent_app_country] => US [patent_app_date] => 2004-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4684 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20050032344.pdf [firstpage_image] =>[orig_patent_app_number] => 10924999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7609546 [patent_doc_number] => 06998643 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-14 [patent_title] => 'Silicon-based light emitting diode' [patent_app_type] => utility [patent_app_number] => 10/923230 [patent_app_country] => US [patent_app_date] => 2004-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2087 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/998/06998643.pdf [firstpage_image] =>[orig_patent_app_number] => 10923230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 734162 [patent_doc_number] => 07038286 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-02 [patent_title] => 'Magnetoresistive memory device assemblies' [patent_app_type] => utility [patent_app_number] => 10/920740 [patent_app_country] => US [patent_app_date] => 2004-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 6034 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/038/07038286.pdf [firstpage_image] =>[orig_patent_app_number] => 10920740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5796466 [patent_doc_number] => 20060033143 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-16 [patent_title] => 'NON-VOLATILE MEMORY CELL AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 10/710935 [patent_app_country] => US [patent_app_date] => 2004-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 4927 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20060033143.pdf [firstpage_image] =>[orig_patent_app_number] => 10710935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 553194 [patent_doc_number] => 07160777 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-09 [patent_title] => 'Split-gate nonvolatile memory device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/916670 [patent_app_country] => US [patent_app_date] => 2004-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 5643 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/160/07160777.pdf [firstpage_image] =>[orig_patent_app_number] => 10916670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5796418 [patent_doc_number] => 20060033095 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-16 [patent_title] => 'Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow' [patent_app_type] => utility [patent_app_number] => 10/915780 [patent_app_country] => US [patent_app_date] => 2004-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 6425 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20060033095.pdf [firstpage_image] =>[orig_patent_app_number] => 10915780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 737101 [patent_doc_number] => 07033875 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-25 [patent_title] => 'MOS transistor and fabrication method thereof' [patent_app_type] => utility [patent_app_number] => 10/911930 [patent_app_country] => US [patent_app_date] => 2004-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2332 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/033/07033875.pdf [firstpage_image] =>[orig_patent_app_number] => 10911930 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7198476 [patent_doc_number] => 20050051832 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-10 [patent_title] => 'Semiconductor device and a method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/902141 [patent_app_country] => US [patent_app_date] => 2004-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 55 [patent_figures_cnt] => 55 [patent_no_of_words] => 20318 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20050051832.pdf [firstpage_image] =>[orig_patent_app_number] => 10902141 [rel_patent_id] =>[rel_patent_doc_number] =>)