
David Vu
Examiner (ID: 8926, Phone: (571)272-1798 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2048 |
| Issued Applications | 1711 |
| Pending Applications | 95 |
| Abandoned Applications | 268 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7126216
[patent_doc_number] => 20050057960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-17
[patent_title] => 'Magneto-resistive effect element and magnetic memory'
[patent_app_type] => utility
[patent_app_number] => 10/901325
[patent_app_country] => US
[patent_app_date] => 2004-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12628
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20050057960.pdf
[firstpage_image] =>[orig_patent_app_number] => 10901325
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/901325 | Magneto-resistive effect element and magnetic memory | Jul 28, 2004 | Issued |
Array
(
[id] => 7154828
[patent_doc_number] => 20050026425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-03
[patent_title] => 'Semiconductor device manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 10/900429
[patent_app_country] => US
[patent_app_date] => 2004-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9527
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0026/20050026425.pdf
[firstpage_image] =>[orig_patent_app_number] => 10900429
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/900429 | Semiconductor device manufacturing method | Jul 27, 2004 | Abandoned |
Array
(
[id] => 534743
[patent_doc_number] => 07176134
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-13
[patent_title] => 'Forming method of silicide film'
[patent_app_type] => utility
[patent_app_number] => 10/900278
[patent_app_country] => US
[patent_app_date] => 2004-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 4784
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/176/07176134.pdf
[firstpage_image] =>[orig_patent_app_number] => 10900278
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/900278 | Forming method of silicide film | Jul 27, 2004 | Issued |
Array
(
[id] => 6971828
[patent_doc_number] => 20050037538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-17
[patent_title] => 'Method for manufacturing solid-state imaging devices'
[patent_app_type] => utility
[patent_app_number] => 10/901850
[patent_app_country] => US
[patent_app_date] => 2004-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4294
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20050037538.pdf
[firstpage_image] =>[orig_patent_app_number] => 10901850
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/901850 | Method for manufacturing solid-state imaging devices | Jul 27, 2004 | Issued |
Array
(
[id] => 7089182
[patent_doc_number] => 20050009295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Novel method to achieve increased trench depth, independent of CD as defined by lithography'
[patent_app_type] => utility
[patent_app_number] => 10/899758
[patent_app_country] => US
[patent_app_date] => 2004-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4273
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20050009295.pdf
[firstpage_image] =>[orig_patent_app_number] => 10899758
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/899758 | Method to achieve increased trench depth, independent of CD as defined by lithography | Jul 26, 2004 | Issued |
Array
(
[id] => 6966689
[patent_doc_number] => 20050233586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-20
[patent_title] => 'Method to reduce silanol and improve barrier properties in low K dielectric IC interconnects'
[patent_app_type] => utility
[patent_app_number] => 10/901708
[patent_app_country] => US
[patent_app_date] => 2004-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2194
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20050233586.pdf
[firstpage_image] =>[orig_patent_app_number] => 10901708
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/901708 | Method to reduce silanol and improve barrier properties in low k dielectric ic interconnects | Jul 26, 2004 | Issued |
Array
(
[id] => 5820572
[patent_doc_number] => 20060024885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-02
[patent_title] => 'High coupling memory cell'
[patent_app_type] => utility
[patent_app_number] => 10/899913
[patent_app_country] => US
[patent_app_date] => 2004-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2653
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20060024885.pdf
[firstpage_image] =>[orig_patent_app_number] => 10899913
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/899913 | High coupling memory cell | Jul 26, 2004 | Issued |
Array
(
[id] => 485561
[patent_doc_number] => 07217626
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-15
[patent_title] => 'Transistor fabrication methods using dual sidewall spacers'
[patent_app_type] => utility
[patent_app_number] => 10/899360
[patent_app_country] => US
[patent_app_date] => 2004-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 4691
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/217/07217626.pdf
[firstpage_image] =>[orig_patent_app_number] => 10899360
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/899360 | Transistor fabrication methods using dual sidewall spacers | Jul 25, 2004 | Issued |
Array
(
[id] => 891775
[patent_doc_number] => 07344896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-18
[patent_title] => 'Ferromagnetic liner for conductive lines of magnetic memory cells and methods of manufacturing thereof'
[patent_app_type] => utility
[patent_app_number] => 10/899488
[patent_app_country] => US
[patent_app_date] => 2004-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 7160
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/344/07344896.pdf
[firstpage_image] =>[orig_patent_app_number] => 10899488
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/899488 | Ferromagnetic liner for conductive lines of magnetic memory cells and methods of manufacturing thereof | Jul 25, 2004 | Issued |
Array
(
[id] => 793157
[patent_doc_number] => 06982202
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-03
[patent_title] => 'Fabrication method for memory cell'
[patent_app_type] => utility
[patent_app_number] => 10/899436
[patent_app_country] => US
[patent_app_date] => 2004-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2051
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/982/06982202.pdf
[firstpage_image] =>[orig_patent_app_number] => 10899436
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/899436 | Fabrication method for memory cell | Jul 25, 2004 | Issued |
Array
(
[id] => 7156881
[patent_doc_number] => 20050083724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-21
[patent_title] => 'DRAM cell array and memory cell arrangement having vertical memory cells and methods for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 10/898706
[patent_app_country] => US
[patent_app_date] => 2004-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8025
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20050083724.pdf
[firstpage_image] =>[orig_patent_app_number] => 10898706
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/898706 | DRAM cell array and memory cell arrangement having vertical memory cells and methods for fabricating the same | Jul 22, 2004 | Issued |
Array
(
[id] => 480016
[patent_doc_number] => 07224018
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-29
[patent_title] => 'Semiconductor memory device with bit line of small resistance and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/896060
[patent_app_country] => US
[patent_app_date] => 2004-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 47
[patent_no_of_words] => 7395
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/224/07224018.pdf
[firstpage_image] =>[orig_patent_app_number] => 10896060
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/896060 | Semiconductor memory device with bit line of small resistance and manufacturing method thereof | Jul 21, 2004 | Issued |
Array
(
[id] => 7234721
[patent_doc_number] => 20040256656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-23
[patent_title] => 'Semiconductor memory having storage cells storing multiple bits and a method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/893500
[patent_app_country] => US
[patent_app_date] => 2004-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 13203
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 4
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0256/20040256656.pdf
[firstpage_image] =>[orig_patent_app_number] => 10893500
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/893500 | Semiconductor memory having storage cells storing multiple bits and a method of manufacturing the same | Jul 18, 2004 | Issued |
Array
(
[id] => 5790891
[patent_doc_number] => 20060011967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-19
[patent_title] => 'Split gate memory structure and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/891143
[patent_app_country] => US
[patent_app_date] => 2004-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2616
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20060011967.pdf
[firstpage_image] =>[orig_patent_app_number] => 10891143
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/891143 | Split gate memory structure and manufacturing method thereof | Jul 14, 2004 | Abandoned |
Array
(
[id] => 7120311
[patent_doc_number] => 20050012140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-20
[patent_title] => 'EEPROM device having selecting transistors and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 10/891803
[patent_app_country] => US
[patent_app_date] => 2004-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5725
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20050012140.pdf
[firstpage_image] =>[orig_patent_app_number] => 10891803
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/891803 | EEPROM device having selecting transistors and method of fabricating the same | Jul 13, 2004 | Issued |
Array
(
[id] => 7022890
[patent_doc_number] => 20050017284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-27
[patent_title] => 'Semiconductor device including a TCAM having a storage element formed with a DRAM'
[patent_app_type] => utility
[patent_app_number] => 10/890482
[patent_app_country] => US
[patent_app_date] => 2004-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5844
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20050017284.pdf
[firstpage_image] =>[orig_patent_app_number] => 10890482
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/890482 | Semiconductor device including a TCAM having a storage element formed with a DRAM | Jul 13, 2004 | Issued |
Array
(
[id] => 7428991
[patent_doc_number] => 20040266042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Electro-optical device and manufacturing method thereof'
[patent_app_type] => new
[patent_app_number] => 10/889800
[patent_app_country] => US
[patent_app_date] => 2004-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 22651
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0266/20040266042.pdf
[firstpage_image] =>[orig_patent_app_number] => 10889800
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/889800 | Electro-optical device and manufacturing method thereof | Jul 12, 2004 | Issued |
Array
(
[id] => 578900
[patent_doc_number] => 07459764
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-02
[patent_title] => 'Method of manufacture of a PCRAM memory cell'
[patent_app_type] => utility
[patent_app_number] => 10/886676
[patent_app_country] => US
[patent_app_date] => 2004-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 4720
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/459/07459764.pdf
[firstpage_image] =>[orig_patent_app_number] => 10886676
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/886676 | Method of manufacture of a PCRAM memory cell | Jul 8, 2004 | Issued |
Array
(
[id] => 6963841
[patent_doc_number] => 20050230738
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-20
[patent_title] => 'NAND type flash memory device, and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/887400
[patent_app_country] => US
[patent_app_date] => 2004-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2697
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20050230738.pdf
[firstpage_image] =>[orig_patent_app_number] => 10887400
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/887400 | NAND type flash memory device, and method for manufacturing the same | Jul 7, 2004 | Abandoned |
Array
(
[id] => 687760
[patent_doc_number] => 07078762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-18
[patent_title] => 'Semiconductor memory device and method for producing the same'
[patent_app_type] => utility
[patent_app_number] => 10/883738
[patent_app_country] => US
[patent_app_date] => 2004-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 32
[patent_no_of_words] => 13061
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/078/07078762.pdf
[firstpage_image] =>[orig_patent_app_number] => 10883738
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/883738 | Semiconductor memory device and method for producing the same | Jul 5, 2004 | Issued |