David Vu

Array ( [id] => 7114352 [patent_doc_number] => 20050067652 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-31 [patent_title] => 'Nonvolatile semiconductor memory and a fabrication method thereof' [patent_app_type] => utility [patent_app_number] => 10/868806 [patent_app_country] => US [patent_app_date] => 2004-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 7492 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20050067652.pdf [firstpage_image] =>[orig_patent_app_number] => 10868806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 662739 [patent_doc_number] => 07101777 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'Methods for manufacturing stacked gate structure and field effect transistor provided with the same' [patent_app_type] => utility [patent_app_number] => 10/864320 [patent_app_country] => US [patent_app_date] => 2004-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2279 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/101/07101777.pdf [firstpage_image] =>[orig_patent_app_number] => 10864320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7086569 [patent_doc_number] => 20050006681 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Semiconductor memory device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/863330 [patent_app_country] => US [patent_app_date] => 2004-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4831 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20050006681.pdf [firstpage_image] =>[orig_patent_app_number] => 10863330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 582195 [patent_doc_number] => 07449408 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-11 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/863170 [patent_app_country] => US [patent_app_date] => 2004-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 24 [patent_no_of_words] => 9486 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/449/07449408.pdf [firstpage_image] =>[orig_patent_app_number] => 10863170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7375665 [patent_doc_number] => 20040219727 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'Process for manufacturing a semiconductor wafer, a semiconductor wafer, process for manufacturing a semiconductor integrated circuit device, and semiconductor integrated circuit device' [patent_app_type] => new [patent_app_number] => 10/861450 [patent_app_country] => US [patent_app_date] => 2004-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 16181 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0219/20040219727.pdf [firstpage_image] =>[orig_patent_app_number] => 10861450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 703158 [patent_doc_number] => 07064427 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-20 [patent_title] => 'Buried array capacitor and microelectronic structure incorporating the same' [patent_app_type] => utility [patent_app_number] => 10/863700 [patent_app_country] => US [patent_app_date] => 2004-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3634 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/064/07064427.pdf [firstpage_image] =>[orig_patent_app_number] => 10863700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7423514 [patent_doc_number] => 20040229425 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'Semiconductor device and bump formation method' [patent_app_type] => new [patent_app_number] => 10/862079 [patent_app_country] => US [patent_app_date] => 2004-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4890 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0229/20040229425.pdf [firstpage_image] =>[orig_patent_app_number] => 10862079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 535438 [patent_doc_number] => 07180116 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-20 [patent_title] => 'Self-aligned metal electrode to eliminate native oxide effect for metal insulator semiconductor (MIS) capacitor' [patent_app_type] => utility [patent_app_number] => 10/861148 [patent_app_country] => US [patent_app_date] => 2004-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3095 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/180/07180116.pdf [firstpage_image] =>[orig_patent_app_number] => 10861148 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 557500 [patent_doc_number] => 07157367 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-02 [patent_title] => 'Device structure having enhanced surface adhesion and failure mode analysis' [patent_app_type] => utility [patent_app_number] => 10/861149 [patent_app_country] => US [patent_app_date] => 2004-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1822 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/157/07157367.pdf [firstpage_image] =>[orig_patent_app_number] => 10861149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7429126 [patent_doc_number] => 20040266060 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Cost-reducing and process-simplifying wiring board and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/859639 [patent_app_country] => US [patent_app_date] => 2004-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 4627 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0266/20040266060.pdf [firstpage_image] =>[orig_patent_app_number] => 10859639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 687710 [patent_doc_number] => 07078736 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-18 [patent_title] => 'Light emitting device with a photonic crystal' [patent_app_type] => utility [patent_app_number] => 10/856210 [patent_app_country] => US [patent_app_date] => 2004-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 3151 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/078/07078736.pdf [firstpage_image] =>[orig_patent_app_number] => 10856210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7053830 [patent_doc_number] => 20050275002 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-15 [patent_title] => 'Vertical split gate memory cell and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/854711 [patent_app_country] => US [patent_app_date] => 2004-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 3588 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20050275002.pdf [firstpage_image] =>[orig_patent_app_number] => 10854711 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7206117 [patent_doc_number] => 20050258470 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-24 [patent_title] => 'Gate stack of nanocrystal memory and method for forming same' [patent_app_type] => utility [patent_app_number] => 10/850897 [patent_app_country] => US [patent_app_date] => 2004-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2017 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20050258470.pdf [firstpage_image] =>[orig_patent_app_number] => 10850897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 717090 [patent_doc_number] => 07053437 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-30 [patent_title] => 'Semiconductor memory device, semiconductor device and methods of manufacturing them, portable electronic equipment, and IC card' [patent_app_type] => utility [patent_app_number] => 10/848214 [patent_app_country] => US [patent_app_date] => 2004-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 52 [patent_no_of_words] => 36950 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/053/07053437.pdf [firstpage_image] =>[orig_patent_app_number] => 10848214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 790841 [patent_doc_number] => 06984865 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-10 [patent_title] => 'Magnetic random access memory' [patent_app_type] => utility [patent_app_number] => 10/847384 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 4629 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/984/06984865.pdf [firstpage_image] =>[orig_patent_app_number] => 10847384 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7250141 [patent_doc_number] => 20040238905 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'Novel gate dielectric structure for reducing boron penetration and current leakage' [patent_app_type] => new [patent_app_number] => 10/847789 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2596 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0238/20040238905.pdf [firstpage_image] =>[orig_patent_app_number] => 10847789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 779550 [patent_doc_number] => 06995418 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-07 [patent_title] => 'Integrated semiconductor storage with at least a storage cell and procedure' [patent_app_type] => utility [patent_app_number] => 10/840328 [patent_app_country] => US [patent_app_date] => 2004-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 9507 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/995/06995418.pdf [firstpage_image] =>[orig_patent_app_number] => 10840328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 634088 [patent_doc_number] => 07129144 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-31 [patent_title] => 'Overvoltage protection device and manufacturing process for the same' [patent_app_type] => utility [patent_app_number] => 10/834840 [patent_app_country] => US [patent_app_date] => 2004-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 3289 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/129/07129144.pdf [firstpage_image] =>[orig_patent_app_number] => 10834840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7423471 [patent_doc_number] => 20040229420 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'Method for manufacturing semiconductor device having trench gate' [patent_app_type] => new [patent_app_number] => 10/834029 [patent_app_country] => US [patent_app_date] => 2004-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4771 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0229/20040229420.pdf [firstpage_image] =>[orig_patent_app_number] => 10834029 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7375909 [patent_doc_number] => 20040219774 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'Method for forming conductive bump and device formed with such a conductive bump' [patent_app_type] => new [patent_app_number] => 10/833150 [patent_app_country] => US [patent_app_date] => 2004-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 5124 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0219/20040219774.pdf [firstpage_image] =>[orig_patent_app_number] => 10833150 [rel_patent_id] =>[rel_patent_doc_number] =>)