David Vu

Array ( [id] => 757702 [patent_doc_number] => 07015114 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-21 [patent_title] => 'Trench in semiconductor device and formation method thereof' [patent_app_type] => utility [patent_app_number] => 10/728699 [patent_app_country] => US [patent_app_date] => 2003-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 3772 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/015/07015114.pdf [firstpage_image] =>[orig_patent_app_number] => 10728699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 606358 [patent_doc_number] => 07153723 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-12-26 [patent_title] => 'Method of forming a ball grid array device' [patent_app_type] => utility [patent_app_number] => 10/727386 [patent_app_country] => US [patent_app_date] => 2003-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2647 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/153/07153723.pdf [firstpage_image] =>[orig_patent_app_number] => 10727386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 968459 [patent_doc_number] => 06939733 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-06 [patent_title] => 'Group III nitride compound semiconductor device and method of producing the same' [patent_app_type] => utility [patent_app_number] => 10/725380 [patent_app_country] => US [patent_app_date] => 2003-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 9053 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/939/06939733.pdf [firstpage_image] =>[orig_patent_app_number] => 10725380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 968485 [patent_doc_number] => 06939759 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-06 [patent_title] => 'Method for manufacturing capacitor of semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/721093 [patent_app_country] => US [patent_app_date] => 2003-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 1614 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/939/06939759.pdf [firstpage_image] =>[orig_patent_app_number] => 10721093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1065627 [patent_doc_number] => 06846753 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-25 [patent_title] => 'Flash memory device and a fabrication process thereof, method of forming a dielectric film' [patent_app_type] => utility [patent_app_number] => 10/721473 [patent_app_country] => US [patent_app_date] => 2003-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 31 [patent_no_of_words] => 14225 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/846/06846753.pdf [firstpage_image] =>[orig_patent_app_number] => 10721473 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7471441 [patent_doc_number] => 20040121538 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-24 [patent_title] => 'Flash memory device and a fabrication process thereof, method of forming a dielectric film' [patent_app_type] => new [patent_app_number] => 10/721513 [patent_app_country] => US [patent_app_date] => 2003-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 14353 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 25 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20040121538.pdf [firstpage_image] =>[orig_patent_app_number] => 10721513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 710799 [patent_doc_number] => 07056820 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-06 [patent_title] => 'Bond pad' [patent_app_type] => utility [patent_app_number] => 10/707089 [patent_app_country] => US [patent_app_date] => 2003-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 2721 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/056/07056820.pdf [firstpage_image] =>[orig_patent_app_number] => 10707089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 904276 [patent_doc_number] => 07335933 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-26 [patent_title] => 'Dynamic random access memory cell and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/718896 [patent_app_country] => US [patent_app_date] => 2003-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2658 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/335/07335933.pdf [firstpage_image] =>[orig_patent_app_number] => 10718896 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 985465 [patent_doc_number] => 06924193 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-02 [patent_title] => 'Capacitor' [patent_app_type] => utility [patent_app_number] => 10/705889 [patent_app_country] => US [patent_app_date] => 2003-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 33 [patent_no_of_words] => 7878 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/924/06924193.pdf [firstpage_image] =>[orig_patent_app_number] => 10705889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7459151 [patent_doc_number] => 20040094776 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-20 [patent_title] => 'Non-volatile memory device and method for fabricating the same' [patent_app_type] => new [patent_app_number] => 10/704285 [patent_app_country] => US [patent_app_date] => 2003-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3326 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0094/20040094776.pdf [firstpage_image] =>[orig_patent_app_number] => 10704285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8328550 [patent_doc_number] => 08236646 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-07 [patent_title] => 'Non-volatile memory manufacturing method using STI trench implantation' [patent_app_type] => utility [patent_app_number] => 10/703289 [patent_app_country] => US [patent_app_date] => 2003-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 3389 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10703289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1056393 [patent_doc_number] => 06855616 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-15 [patent_title] => 'Methods for manufacturing semiconductor devices' [patent_app_type] => utility [patent_app_number] => 10/694489 [patent_app_country] => US [patent_app_date] => 2003-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2382 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/855/06855616.pdf [firstpage_image] =>[orig_patent_app_number] => 10694489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7161919 [patent_doc_number] => 20050085028 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Method and structure to suppress external latch-up' [patent_app_type] => utility [patent_app_number] => 10/605699 [patent_app_country] => US [patent_app_date] => 2003-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7117 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20050085028.pdf [firstpage_image] =>[orig_patent_app_number] => 10605699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 534606 [patent_doc_number] => 07176121 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-13 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/684399 [patent_app_country] => US [patent_app_date] => 2003-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 8275 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/176/07176121.pdf [firstpage_image] =>[orig_patent_app_number] => 10684399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1104844 [patent_doc_number] => 06812090 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-02 [patent_title] => 'Capacitor of an integrated circuit device and method of manufacturing the same' [patent_app_type] => B2 [patent_app_number] => 10/682489 [patent_app_country] => US [patent_app_date] => 2003-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 5424 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/812/06812090.pdf [firstpage_image] =>[orig_patent_app_number] => 10682489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8690597 [patent_doc_number] => 08390126 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-03-05 [patent_title] => 'Method and arrangement for reduced thermal stress between substrates' [patent_app_type] => utility [patent_app_number] => 10/678489 [patent_app_country] => US [patent_app_date] => 2003-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2118 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10678489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7295934 [patent_doc_number] => 20040124489 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Shallow trench power MOSFET and IGBT' [patent_app_type] => new [patent_app_number] => 10/678479 [patent_app_country] => US [patent_app_date] => 2003-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6375 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20040124489.pdf [firstpage_image] =>[orig_patent_app_number] => 10678479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 712337 [patent_doc_number] => 07057289 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-06 [patent_title] => 'Etch stop in damascene interconnect structure and method of making' [patent_app_type] => utility [patent_app_number] => 10/670497 [patent_app_country] => US [patent_app_date] => 2003-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 24 [patent_no_of_words] => 4811 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/057/07057289.pdf [firstpage_image] =>[orig_patent_app_number] => 10670497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 163197 [patent_doc_number] => 07671425 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-02 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/667899 [patent_app_country] => US [patent_app_date] => 2003-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 22 [patent_no_of_words] => 6824 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/671/07671425.pdf [firstpage_image] =>[orig_patent_app_number] => 10667899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7304923 [patent_doc_number] => 20040115884 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-17 [patent_title] => '[DYNAMIC RANDOM ACCESS MEMORY CELL AND FABRICATION THEREOF]' [patent_app_type] => new [patent_app_number] => 10/605199 [patent_app_country] => US [patent_app_date] => 2003-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4979 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20040115884.pdf [firstpage_image] =>[orig_patent_app_number] => 10605199 [rel_patent_id] =>[rel_patent_doc_number] =>)