
David Vu
Examiner (ID: 8926, Phone: (571)272-1798 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2048 |
| Issued Applications | 1711 |
| Pending Applications | 95 |
| Abandoned Applications | 268 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1534614
[patent_doc_number] => 06489226
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-03
[patent_title] => 'SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT OPENINGS, METHODS OF FORMING MEMORY CIRCUITRY, METHODS OF FORMING ELECTRICAL CONNECTIONS, AND METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY'
[patent_app_type] => B2
[patent_app_number] => 09/995373
[patent_app_country] => US
[patent_app_date] => 2001-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 2966
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/489/06489226.pdf
[firstpage_image] =>[orig_patent_app_number] => 09995373
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/995373 | SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT OPENINGS, METHODS OF FORMING MEMORY CIRCUITRY, METHODS OF FORMING ELECTRICAL CONNECTIONS, AND METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY | Nov 25, 2001 | Issued |
Array
(
[id] => 485466
[patent_doc_number] => 07217605
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-15
[patent_title] => 'Laser irradiation method and method of manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 09/988389
[patent_app_country] => US
[patent_app_date] => 2001-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 59
[patent_no_of_words] => 21025
[patent_no_of_claims] => 60
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/217/07217605.pdf
[firstpage_image] =>[orig_patent_app_number] => 09988389
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/988389 | Laser irradiation method and method of manufacturing a semiconductor device | Nov 18, 2001 | Issued |
Array
(
[id] => 6745294
[patent_doc_number] => 20030022477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'Formation of electroplate solder on an organic circuit board for flip chip joints and board to board solder joints'
[patent_app_type] => new
[patent_app_number] => 10/052989
[patent_app_country] => US
[patent_app_date] => 2001-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4471
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20030022477.pdf
[firstpage_image] =>[orig_patent_app_number] => 10052989
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/052989 | Formation of electroplate solder on an organic circuit board for flip chip joints and board to board solder joints | Nov 8, 2001 | Issued |
Array
(
[id] => 6792174
[patent_doc_number] => 20030087518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-08
[patent_title] => 'Method for preventing photoresist poisoning'
[patent_app_type] => new
[patent_app_number] => 10/035690
[patent_app_country] => US
[patent_app_date] => 2001-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3795
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0087/20030087518.pdf
[firstpage_image] =>[orig_patent_app_number] => 10035690
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/035690 | Method for preventing photoresist poisoning | Nov 7, 2001 | Issued |
Array
(
[id] => 1264237
[patent_doc_number] => 06660539
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-09
[patent_title] => 'Methods for dynamically controlling etch endpoint time, and system for accomplishing same'
[patent_app_type] => B1
[patent_app_number] => 10/040299
[patent_app_country] => US
[patent_app_date] => 2001-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3661
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/660/06660539.pdf
[firstpage_image] =>[orig_patent_app_number] => 10040299
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/040299 | Methods for dynamically controlling etch endpoint time, and system for accomplishing same | Nov 6, 2001 | Issued |
Array
(
[id] => 1112820
[patent_doc_number] => 06803243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-10-12
[patent_title] => 'Low temperature formation of backside ohmic contacts for vertical devices'
[patent_app_type] => B2
[patent_app_number] => 10/003331
[patent_app_country] => US
[patent_app_date] => 2001-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 5071
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/803/06803243.pdf
[firstpage_image] =>[orig_patent_app_number] => 10003331
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/003331 | Low temperature formation of backside ohmic contacts for vertical devices | Oct 30, 2001 | Issued |
Array
(
[id] => 6290445
[patent_doc_number] => 20020055235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-09
[patent_title] => 'Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers'
[patent_app_type] => new
[patent_app_number] => 10/002906
[patent_app_country] => US
[patent_app_date] => 2001-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5067
[patent_no_of_claims] => 71
[patent_no_of_ind_claims] => 24
[patent_words_short_claim] => 11
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20020055235.pdf
[firstpage_image] =>[orig_patent_app_number] => 10002906
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/002906 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers | Oct 28, 2001 | Issued |
Array
(
[id] => 6405942
[patent_doc_number] => 20020037630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-28
[patent_title] => 'Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers'
[patent_app_type] => new
[patent_app_number] => 10/002779
[patent_app_country] => US
[patent_app_date] => 2001-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5062
[patent_no_of_claims] => 71
[patent_no_of_ind_claims] => 24
[patent_words_short_claim] => 11
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20020037630.pdf
[firstpage_image] =>[orig_patent_app_number] => 10002779
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/002779 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers | Oct 28, 2001 | Issued |
Array
(
[id] => 6434556
[patent_doc_number] => 20020127790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Electroless plating apparatus and method'
[patent_app_type] => new
[patent_app_number] => 09/983399
[patent_app_country] => US
[patent_app_date] => 2001-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8297
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20020127790.pdf
[firstpage_image] =>[orig_patent_app_number] => 09983399
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/983399 | Electroless plating apparatus and method | Oct 23, 2001 | Issued |
Array
(
[id] => 6458921
[patent_doc_number] => 20020020856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-21
[patent_title] => 'Contact electrode for n-type gallium nitride-based compound semiconductor and method for forming the same'
[patent_app_type] => new
[patent_app_number] => 09/983189
[patent_app_country] => US
[patent_app_date] => 2001-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4829
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20020020856.pdf
[firstpage_image] =>[orig_patent_app_number] => 09983189
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/983189 | Contact electrode for n-type gallium nitride-based compound semiconductor and method for forming the same | Oct 22, 2001 | Issued |
Array
(
[id] => 6657245
[patent_doc_number] => 20030077887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-24
[patent_title] => 'Method for forming a blocking layer'
[patent_app_type] => new
[patent_app_number] => 10/051589
[patent_app_country] => US
[patent_app_date] => 2001-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3451
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20030077887.pdf
[firstpage_image] =>[orig_patent_app_number] => 10051589
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/051589 | Method for forming a blocking layer | Oct 18, 2001 | Issued |
Array
(
[id] => 6657283
[patent_doc_number] => 20030077898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-24
[patent_title] => 'Self-aligned fabrication method for a semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/033099
[patent_app_country] => US
[patent_app_date] => 2001-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4227
[patent_no_of_claims] => 89
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20030077898.pdf
[firstpage_image] =>[orig_patent_app_number] => 10033099
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/033099 | Self-aligned fabrication method for a semiconductor device | Oct 18, 2001 | Issued |
Array
(
[id] => 5874039
[patent_doc_number] => 20020048871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-25
[patent_title] => 'Semiconductor device and manufacturing method therefor'
[patent_app_type] => new
[patent_app_number] => 09/981889
[patent_app_country] => US
[patent_app_date] => 2001-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2843
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20020048871.pdf
[firstpage_image] =>[orig_patent_app_number] => 09981889
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/981889 | Semiconductor device and manufacturing method therefor | Oct 18, 2001 | Abandoned |
Array
(
[id] => 6501762
[patent_doc_number] => 20020025588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-28
[patent_title] => 'Position detection mark and position detection method'
[patent_app_type] => new
[patent_app_number] => 09/977989
[patent_app_country] => US
[patent_app_date] => 2001-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8621
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20020025588.pdf
[firstpage_image] =>[orig_patent_app_number] => 09977989
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/977989 | Position detection mark and position detection method | Oct 16, 2001 | Issued |
Array
(
[id] => 6000039
[patent_doc_number] => 20020028563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-07
[patent_title] => 'METHODS OF FORMING RECESSED HEMISPHERICAL GRAIN SILICON CAPACITOR STRUCTURES'
[patent_app_type] => new
[patent_app_number] => 09/982294
[patent_app_country] => US
[patent_app_date] => 2001-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5940
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20020028563.pdf
[firstpage_image] =>[orig_patent_app_number] => 09982294
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/982294 | Methods of forming recessed hemispherical grain silicon capacitor structures | Oct 15, 2001 | Issued |
Array
(
[id] => 6271671
[patent_doc_number] => 20020105585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-08
[patent_title] => 'CMOS image sensor and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 09/970879
[patent_app_country] => US
[patent_app_date] => 2001-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 10595
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20020105585.pdf
[firstpage_image] =>[orig_patent_app_number] => 09970879
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/970879 | CMOS image sensor and method of manufacturing the same | Oct 4, 2001 | Issued |
Array
(
[id] => 1285374
[patent_doc_number] => 06638865
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-28
[patent_title] => 'Manufacturing method of semiconductor chip with adhesive agent'
[patent_app_type] => B2
[patent_app_number] => 09/962499
[patent_app_country] => US
[patent_app_date] => 2001-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 34
[patent_no_of_words] => 5352
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/638/06638865.pdf
[firstpage_image] =>[orig_patent_app_number] => 09962499
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/962499 | Manufacturing method of semiconductor chip with adhesive agent | Sep 24, 2001 | Issued |
Array
(
[id] => 1423999
[patent_doc_number] => 06503775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-01-07
[patent_title] => 'Production method of a micromachine'
[patent_app_type] => B2
[patent_app_number] => 09/956799
[patent_app_country] => US
[patent_app_date] => 2001-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 6193
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/503/06503775.pdf
[firstpage_image] =>[orig_patent_app_number] => 09956799
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/956799 | Production method of a micromachine | Sep 20, 2001 | Issued |
Array
(
[id] => 1324512
[patent_doc_number] => 06602799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-08-05
[patent_title] => 'Method of forming a uniform ultra-thin gate oxide layer'
[patent_app_type] => B2
[patent_app_number] => 09/954879
[patent_app_country] => US
[patent_app_date] => 2001-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3417
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/602/06602799.pdf
[firstpage_image] =>[orig_patent_app_number] => 09954879
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/954879 | Method of forming a uniform ultra-thin gate oxide layer | Sep 16, 2001 | Issued |
Array
(
[id] => 6095885
[patent_doc_number] => 20020052079
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-02
[patent_title] => 'Memory cell structure of flash memory having circumventing floating gate and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 09/948675
[patent_app_country] => US
[patent_app_date] => 2001-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2708
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20020052079.pdf
[firstpage_image] =>[orig_patent_app_number] => 09948675
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/948675 | Memory cell structure of flash memory having circumventing floating gate and method for fabricating the same | Sep 9, 2001 | Abandoned |