
David W. Duffy
Examiner (ID: 16996, Phone: (571)272-1574 , Office: P/3716 )
| Most Active Art Unit | 3716 |
| Art Unit(s) | 3715, 3714, 3700, 3716 |
| Total Applications | 560 |
| Issued Applications | 295 |
| Pending Applications | 17 |
| Abandoned Applications | 251 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18704857
[patent_doc_number] => 11791375
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Capacitor architectures in semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/578839
[patent_app_country] => US
[patent_app_date] => 2022-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 9849
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17578839
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/578839 | Capacitor architectures in semiconductor devices | Jan 18, 2022 | Issued |
Array
(
[id] => 19842831
[patent_doc_number] => 12255233
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Silicon carbide vertical conduction MOSFET device for power applications and manufacturing process thereof
[patent_app_type] => utility
[patent_app_number] => 17/579474
[patent_app_country] => US
[patent_app_date] => 2022-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 6867
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17579474
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/579474 | Silicon carbide vertical conduction MOSFET device for power applications and manufacturing process thereof | Jan 18, 2022 | Issued |
Array
(
[id] => 18967621
[patent_doc_number] => 11901404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Capacitor architectures in semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/578043
[patent_app_country] => US
[patent_app_date] => 2022-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 9834
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17578043
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/578043 | Capacitor architectures in semiconductor devices | Jan 17, 2022 | Issued |
Array
(
[id] => 17583051
[patent_doc_number] => 20220139906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => CONCEPT FOR SILICON FOR CARBIDE POWER DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/577226
[patent_app_country] => US
[patent_app_date] => 2022-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6669
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17577226
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/577226 | Concept for silicon for carbide power devices | Jan 16, 2022 | Issued |
Array
(
[id] => 18473368
[patent_doc_number] => 20230207656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => GRAPHENE-SUPPORTED NOBLE-METAL COMPOSITE POWDER AND PREPARATION METHOD THEREOF, AND SCHOTTKY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/780834
[patent_app_country] => US
[patent_app_date] => 2022-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17780834
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/780834 | GRAPHENE-SUPPORTED NOBLE-METAL COMPOSITE POWDER AND PREPARATION METHOD THEREOF, AND SCHOTTKY DEVICE | Jan 11, 2022 | Abandoned |
Array
(
[id] => 17709055
[patent_doc_number] => 20220209063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => ULTRA-THIN LED ELEMENT AND INKJET INK AND LIGHT SOURCE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/563333
[patent_app_country] => US
[patent_app_date] => 2021-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12468
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17563333
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/563333 | Ultra-thin LED element and inkjet ink and light source including the same | Dec 27, 2021 | Issued |
Array
(
[id] => 17551500
[patent_doc_number] => 20220122842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => III-N MULTICHIP MODULES AND METHODS OF FABRICATION
[patent_app_type] => utility
[patent_app_number] => 17/563968
[patent_app_country] => US
[patent_app_date] => 2021-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14629
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17563968
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/563968 | III-N multichip modules and methods of fabrication | Dec 27, 2021 | Issued |
Array
(
[id] => 19495741
[patent_doc_number] => 12114480
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-08
[patent_title] => Method of making of plurality of 3D vertical logic elements integrated with 3D memory
[patent_app_type] => utility
[patent_app_number] => 17/558490
[patent_app_country] => US
[patent_app_date] => 2021-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 16730
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17558490
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/558490 | Method of making of plurality of 3D vertical logic elements integrated with 3D memory | Dec 20, 2021 | Issued |
Array
(
[id] => 17917999
[patent_doc_number] => 20220320395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/556110
[patent_app_country] => US
[patent_app_date] => 2021-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16734
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17556110
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/556110 | Display device and method of manufacturing the same | Dec 19, 2021 | Issued |
Array
(
[id] => 18394907
[patent_doc_number] => 20230163128
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/556972
[patent_app_country] => US
[patent_app_date] => 2021-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3465
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17556972
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/556972 | Semiconductor structure and method of manufacturing the same | Dec 19, 2021 | Issued |
Array
(
[id] => 19766083
[patent_doc_number] => 12224387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Light emitting device
[patent_app_type] => utility
[patent_app_number] => 17/556530
[patent_app_country] => US
[patent_app_date] => 2021-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 12317
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17556530
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/556530 | Light emitting device | Dec 19, 2021 | Issued |
Array
(
[id] => 18891066
[patent_doc_number] => 11869843
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-01-09
[patent_title] => Integrated trench and via electrode for memory device applications and methods of fabrication
[patent_app_type] => utility
[patent_app_number] => 17/553496
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 90
[patent_no_of_words] => 47836
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 407
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17553496
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/553496 | Integrated trench and via electrode for memory device applications and methods of fabrication | Dec 15, 2021 | Issued |
Array
(
[id] => 18805908
[patent_doc_number] => 11839088
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-12-05
[patent_title] => Integrated via and bridge electrodes for memory array applications and methods of fabrication
[patent_app_type] => utility
[patent_app_number] => 17/553508
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 90
[patent_no_of_words] => 47845
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17553508
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/553508 | Integrated via and bridge electrodes for memory array applications and methods of fabrication | Dec 15, 2021 | Issued |
Array
(
[id] => 18805890
[patent_doc_number] => 11839070
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-12-05
[patent_title] => High density dual encapsulation materials for capacitors and methods of fabrication
[patent_app_type] => utility
[patent_app_number] => 17/553511
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 90
[patent_no_of_words] => 47840
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 319
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17553511
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/553511 | High density dual encapsulation materials for capacitors and methods of fabrication | Dec 15, 2021 | Issued |
Array
(
[id] => 18828902
[patent_doc_number] => 11844203
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-12-12
[patent_title] => Conductive and insulative hydrogen barrier layer for memory devices
[patent_app_type] => utility
[patent_app_number] => 17/553469
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 90
[patent_no_of_words] => 47849
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17553469
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/553469 | Conductive and insulative hydrogen barrier layer for memory devices | Dec 15, 2021 | Issued |
Array
(
[id] => 17523210
[patent_doc_number] => 20220109059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => LOW TEMPERATURE POLYCRYSTALLINE SEMICONDUCTOR DEVICE AMD MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/553208
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5936
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17553208
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/553208 | Low temperature polycrystalline semiconductor device and manufacturing method thereof | Dec 15, 2021 | Issued |
Array
(
[id] => 18828924
[patent_doc_number] => 11844225
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-12-12
[patent_title] => Dual hydrogen barrier layer for memory devices integrated with low density film for logic structures and methods of fabrication
[patent_app_type] => utility
[patent_app_number] => 17/553472
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 90
[patent_no_of_words] => 47849
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17553472
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/553472 | Dual hydrogen barrier layer for memory devices integrated with low density film for logic structures and methods of fabrication | Dec 15, 2021 | Issued |
Array
(
[id] => 18874695
[patent_doc_number] => 11862517
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-01-02
[patent_title] => Integrated trench and via electrode for memory device applications
[patent_app_type] => utility
[patent_app_number] => 17/553486
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 90
[patent_no_of_words] => 47844
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 378
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17553486
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/553486 | Integrated trench and via electrode for memory device applications | Dec 15, 2021 | Issued |
Array
(
[id] => 19231202
[patent_doc_number] => 12010854
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-06-11
[patent_title] => Multi-level hydrogen barrier layers for memory applications and methods of fabrication
[patent_app_type] => utility
[patent_app_number] => 17/553480
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 90
[patent_no_of_words] => 47839
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 394
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17553480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/553480 | Multi-level hydrogen barrier layers for memory applications and methods of fabrication | Dec 15, 2021 | Issued |
Array
(
[id] => 18892791
[patent_doc_number] => 11871584
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-01-09
[patent_title] => Multi-level hydrogen barrier layers for memory applications
[patent_app_type] => utility
[patent_app_number] => 17/553475
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 90
[patent_no_of_words] => 47826
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 356
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17553475
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/553475 | Multi-level hydrogen barrier layers for memory applications | Dec 15, 2021 | Issued |