
Dawayne Pinkney
Examiner (ID: 16236, Phone: (571)270-1305 , Office: P/2872 )
| Most Active Art Unit | 2872 |
| Art Unit(s) | 2872, 2873, 2891 |
| Total Applications | 1984 |
| Issued Applications | 1550 |
| Pending Applications | 131 |
| Abandoned Applications | 351 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3774273
[patent_doc_number] => 05734187
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-31
[patent_title] => 'Memory cell design with vertically stacked crossovers'
[patent_app_type] => 1
[patent_app_number] => 8/876473
[patent_app_country] => US
[patent_app_date] => 1997-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3258
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/734/05734187.pdf
[firstpage_image] =>[orig_patent_app_number] => 876473
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/876473 | Memory cell design with vertically stacked crossovers | Jun 15, 1997 | Issued |
Array
(
[id] => 4026718
[patent_doc_number] => 05925892
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-20
[patent_title] => 'Josephson junction element with an asymmetric groove providing a single weak link region'
[patent_app_type] => 1
[patent_app_number] => 8/873865
[patent_app_country] => US
[patent_app_date] => 1997-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 3041
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/925/05925892.pdf
[firstpage_image] =>[orig_patent_app_number] => 873865
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/873865 | Josephson junction element with an asymmetric groove providing a single weak link region | Jun 11, 1997 | Issued |
Array
(
[id] => 1480482
[patent_doc_number] => 06452218
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-17
[patent_title] => 'Ultra-thin alkaline earth metals as stable electron-injecting electrodes for polymer light emitting diodes'
[patent_app_type] => B1
[patent_app_number] => 08/872657
[patent_app_country] => US
[patent_app_date] => 1997-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5655
[patent_no_of_claims] => 84
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/452/06452218.pdf
[firstpage_image] =>[orig_patent_app_number] => 08872657
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/872657 | Ultra-thin alkaline earth metals as stable electron-injecting electrodes for polymer light emitting diodes | Jun 9, 1997 | Issued |
Array
(
[id] => 3802091
[patent_doc_number] => 05828117
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-27
[patent_title] => 'Thin-film solar cell'
[patent_app_type] => 1
[patent_app_number] => 8/859687
[patent_app_country] => US
[patent_app_date] => 1997-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 7959
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/828/05828117.pdf
[firstpage_image] =>[orig_patent_app_number] => 859687
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/859687 | Thin-film solar cell | May 20, 1997 | Issued |
Array
(
[id] => 3954492
[patent_doc_number] => 05955760
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-21
[patent_title] => 'Transistor device structures'
[patent_app_type] => 1
[patent_app_number] => 8/858861
[patent_app_country] => US
[patent_app_date] => 1997-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 4882
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/955/05955760.pdf
[firstpage_image] =>[orig_patent_app_number] => 858861
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/858861 | Transistor device structures | May 18, 1997 | Issued |
Array
(
[id] => 3746007
[patent_doc_number] => 05786622
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-28
[patent_title] => 'Bipolar transistor with a ring emitter'
[patent_app_type] => 1
[patent_app_number] => 8/857959
[patent_app_country] => US
[patent_app_date] => 1997-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2456
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/786/05786622.pdf
[firstpage_image] =>[orig_patent_app_number] => 857959
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/857959 | Bipolar transistor with a ring emitter | May 15, 1997 | Issued |
Array
(
[id] => 3861973
[patent_doc_number] => 05705839
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-06
[patent_title] => 'Gate spacer to control the base width of a lateral bipolar junction transistor using SOI technology'
[patent_app_type] => 1
[patent_app_number] => 8/857582
[patent_app_country] => US
[patent_app_date] => 1997-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2127
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/705/05705839.pdf
[firstpage_image] =>[orig_patent_app_number] => 857582
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/857582 | Gate spacer to control the base width of a lateral bipolar junction transistor using SOI technology | May 15, 1997 | Issued |
Array
(
[id] => 3788505
[patent_doc_number] => 05821595
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-13
[patent_title] => 'Carrier structure for transducers'
[patent_app_type] => 1
[patent_app_number] => 8/855091
[patent_app_country] => US
[patent_app_date] => 1997-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3608
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/821/05821595.pdf
[firstpage_image] =>[orig_patent_app_number] => 855091
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/855091 | Carrier structure for transducers | May 12, 1997 | Issued |
Array
(
[id] => 4054410
[patent_doc_number] => 05869891
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-09
[patent_title] => 'Powdered metal heat sink with increased surface area'
[patent_app_type] => 1
[patent_app_number] => 8/854780
[patent_app_country] => US
[patent_app_date] => 1997-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 8621
[patent_no_of_claims] => 55
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/869/05869891.pdf
[firstpage_image] =>[orig_patent_app_number] => 854780
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/854780 | Powdered metal heat sink with increased surface area | May 11, 1997 | Issued |
Array
(
[id] => 4002589
[patent_doc_number] => 05923054
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-13
[patent_title] => 'Light emitting diode with tilted plane orientation'
[patent_app_type] => 1
[patent_app_number] => 8/851272
[patent_app_country] => US
[patent_app_date] => 1997-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2670
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/923/05923054.pdf
[firstpage_image] =>[orig_patent_app_number] => 851272
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/851272 | Light emitting diode with tilted plane orientation | May 4, 1997 | Issued |
Array
(
[id] => 4030913
[patent_doc_number] => 05883430
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-03-16
[patent_title] => 'Thermally enhanced flip chip package'
[patent_app_type] => 1
[patent_app_number] => 8/842417
[patent_app_country] => US
[patent_app_date] => 1997-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2338
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/883/05883430.pdf
[firstpage_image] =>[orig_patent_app_number] => 842417
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/842417 | Thermally enhanced flip chip package | Apr 23, 1997 | Issued |
Array
(
[id] => 3985061
[patent_doc_number] => 05949125
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-07
[patent_title] => 'Semiconductor device having field isolation with a mesa or mesas'
[patent_app_type] => 1
[patent_app_number] => 8/831709
[patent_app_country] => US
[patent_app_date] => 1997-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 4749
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/949/05949125.pdf
[firstpage_image] =>[orig_patent_app_number] => 831709
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/831709 | Semiconductor device having field isolation with a mesa or mesas | Apr 9, 1997 | Issued |
Array
(
[id] => 3799015
[patent_doc_number] => 05780871
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-14
[patent_title] => 'TFT structure including a photo-imageable insulating layer for use with LCDs and image sensors'
[patent_app_type] => 1
[patent_app_number] => 8/832345
[patent_app_country] => US
[patent_app_date] => 1997-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 6480
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/780/05780871.pdf
[firstpage_image] =>[orig_patent_app_number] => 832345
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/832345 | TFT structure including a photo-imageable insulating layer for use with LCDs and image sensors | Apr 1, 1997 | Issued |
Array
(
[id] => 4070045
[patent_doc_number] => 05866936
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-02
[patent_title] => 'Mesa-structure avalanche photodiode having a buried epitaxial junction'
[patent_app_type] => 1
[patent_app_number] => 8/831843
[patent_app_country] => US
[patent_app_date] => 1997-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 6299
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/866/05866936.pdf
[firstpage_image] =>[orig_patent_app_number] => 831843
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/831843 | Mesa-structure avalanche photodiode having a buried epitaxial junction | Mar 31, 1997 | Issued |
Array
(
[id] => 3943625
[patent_doc_number] => 05872399
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-16
[patent_title] => 'Solder ball land metal structure of ball grid semiconductor package'
[patent_app_type] => 1
[patent_app_number] => 8/825945
[patent_app_country] => US
[patent_app_date] => 1997-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 22
[patent_no_of_words] => 3187
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/872/05872399.pdf
[firstpage_image] =>[orig_patent_app_number] => 825945
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/825945 | Solder ball land metal structure of ball grid semiconductor package | Mar 31, 1997 | Issued |
Array
(
[id] => 4027403
[patent_doc_number] => 05925937
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-20
[patent_title] => 'Semiconductor wafer, wafer alignment patterns'
[patent_app_type] => 1
[patent_app_number] => 8/831529
[patent_app_country] => US
[patent_app_date] => 1997-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3919
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/925/05925937.pdf
[firstpage_image] =>[orig_patent_app_number] => 831529
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/831529 | Semiconductor wafer, wafer alignment patterns | Mar 31, 1997 | Issued |
Array
(
[id] => 3964336
[patent_doc_number] => 05900648
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-04
[patent_title] => 'Semiconductor device having an insulated gate'
[patent_app_type] => 1
[patent_app_number] => 8/829481
[patent_app_country] => US
[patent_app_date] => 1997-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3735
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/900/05900648.pdf
[firstpage_image] =>[orig_patent_app_number] => 829481
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/829481 | Semiconductor device having an insulated gate | Mar 27, 1997 | Issued |
Array
(
[id] => 4111093
[patent_doc_number] => 06023072
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-08
[patent_title] => 'Superconductor hetero-epitaxial josephson junction'
[patent_app_type] => 1
[patent_app_number] => 8/828023
[patent_app_country] => US
[patent_app_date] => 1997-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3290
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/023/06023072.pdf
[firstpage_image] =>[orig_patent_app_number] => 828023
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/828023 | Superconductor hetero-epitaxial josephson junction | Mar 26, 1997 | Issued |
Array
(
[id] => 4101852
[patent_doc_number] => 06097076
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-01
[patent_title] => 'Self-aligned isolation trench'
[patent_app_type] => 1
[patent_app_number] => 8/823609
[patent_app_country] => US
[patent_app_date] => 1997-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5906
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/097/06097076.pdf
[firstpage_image] =>[orig_patent_app_number] => 823609
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/823609 | Self-aligned isolation trench | Mar 24, 1997 | Issued |
Array
(
[id] => 3837237
[patent_doc_number] => 05814884
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-29
[patent_title] => 'Commonly housed diverse semiconductor die'
[patent_app_type] => 1
[patent_app_number] => 8/816829
[patent_app_country] => US
[patent_app_date] => 1997-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2164
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/814/05814884.pdf
[firstpage_image] =>[orig_patent_app_number] => 816829
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/816829 | Commonly housed diverse semiconductor die | Mar 17, 1997 | Issued |