
Dayton A. Lewis-taylor
Examiner (ID: 10999, Phone: (571)270-7754 , Office: P/2181 )
| Most Active Art Unit | 2181 |
| Art Unit(s) | 2181, 2182 |
| Total Applications | 813 |
| Issued Applications | 605 |
| Pending Applications | 102 |
| Abandoned Applications | 126 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19669300
[patent_doc_number] => 12182047
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-31
[patent_title] => Chip-to-chip interface of a multi-chip module (MCM)
[patent_app_type] => utility
[patent_app_number] => 17/996594
[patent_app_country] => US
[patent_app_date] => 2020-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 5343
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17996594
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/996594 | Chip-to-chip interface of a multi-chip module (MCM) | Dec 25, 2020 | Issued |
Array
(
[id] => 20117458
[patent_doc_number] => 12367164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Circuitry and methods for low-latency page decompression and compression acceleration
[patent_app_type] => utility
[patent_app_number] => 17/134118
[patent_app_country] => US
[patent_app_date] => 2020-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 28
[patent_no_of_words] => 16861
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17134118
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/134118 | Circuitry and methods for low-latency page decompression and compression acceleration | Dec 23, 2020 | Issued |
Array
(
[id] => 16722341
[patent_doc_number] => 20210089488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => SYSTEMS AND METHODS FOR AUTOMATICALLY MAPPING BETWEEN OPERATION TECHNOLOGY DATA AND INFORMATION TECHNOLOGY DATA
[patent_app_type] => utility
[patent_app_number] => 17/117361
[patent_app_country] => US
[patent_app_date] => 2020-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12290
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17117361
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/117361 | Systems and methods for automatically mapping between operation technology data and information technology data | Dec 9, 2020 | Issued |
Array
(
[id] => 16722329
[patent_doc_number] => 20210089476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => SCHEDULING OF READ OPERATIONS AND WRITE OPERATIONS BASED ON A DATA BUS MODE
[patent_app_type] => utility
[patent_app_number] => 17/112748
[patent_app_country] => US
[patent_app_date] => 2020-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7010
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17112748
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/112748 | Scheduling of read operations and write operations based on a data bus mode | Dec 3, 2020 | Issued |
Array
(
[id] => 18519892
[patent_doc_number] => 11709783
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-07-25
[patent_title] => Tensor data distribution using grid direct-memory access (DMA) controller
[patent_app_type] => utility
[patent_app_number] => 17/095500
[patent_app_country] => US
[patent_app_date] => 2020-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 20584
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17095500
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/095500 | Tensor data distribution using grid direct-memory access (DMA) controller | Nov 10, 2020 | Issued |
Array
(
[id] => 17084065
[patent_doc_number] => 20210279071
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => ELECTRONIC APPARATUS AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/083339
[patent_app_country] => US
[patent_app_date] => 2020-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5738
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17083339
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/083339 | Electronic apparatus and method | Oct 28, 2020 | Issued |
Array
(
[id] => 17535516
[patent_doc_number] => 20220114125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => LOW-LATENCY OPTICAL CONNECTION FOR CXL FOR A SERVER CPU
[patent_app_type] => utility
[patent_app_number] => 17/067365
[patent_app_country] => US
[patent_app_date] => 2020-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4731
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17067365
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/067365 | Low-latency optical connection for CXL for a server CPU | Oct 8, 2020 | Issued |
Array
(
[id] => 17492307
[patent_doc_number] => 11281610
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => Method, device, and computer program product for managing data transfer
[patent_app_type] => utility
[patent_app_number] => 17/064763
[patent_app_country] => US
[patent_app_date] => 2020-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5115
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17064763
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/064763 | Method, device, and computer program product for managing data transfer | Oct 6, 2020 | Issued |
Array
(
[id] => 17216504
[patent_doc_number] => 20210349842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => Programmable Hardware Virtual Network Interface
[patent_app_type] => utility
[patent_app_number] => 17/034726
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8973
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17034726
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/034726 | Programmable hardware virtual network interface | Sep 27, 2020 | Issued |
Array
(
[id] => 17606021
[patent_doc_number] => 11334510
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-05-17
[patent_title] => Systems and methods for combination write blocking with connection interface control devices
[patent_app_type] => utility
[patent_app_number] => 17/011935
[patent_app_country] => US
[patent_app_date] => 2020-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8160
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17011935
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/011935 | Systems and methods for combination write blocking with connection interface control devices | Sep 2, 2020 | Issued |
Array
(
[id] => 18889527
[patent_doc_number] => 11868297
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Far-end data migration device and method based on FPGA cloud platform
[patent_app_type] => utility
[patent_app_number] => 17/792265
[patent_app_country] => US
[patent_app_date] => 2020-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3490
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17792265
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/792265 | Far-end data migration device and method based on FPGA cloud platform | Aug 24, 2020 | Issued |
Array
(
[id] => 16470441
[patent_doc_number] => 20200371978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => MULTIDIMENSIONAL ADDRESS GENERATION FOR DIRECT MEMORY ACCESS
[patent_app_type] => utility
[patent_app_number] => 16/991080
[patent_app_country] => US
[patent_app_date] => 2020-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23954
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16991080
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/991080 | Multidimensional address generation for direct memory access | Aug 11, 2020 | Issued |
Array
(
[id] => 16615627
[patent_doc_number] => 20210034280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => OPERATION METHOD OF STORAGE DEVICE, AND OPERATION METHOD OF STORAGE SYSTEM INCLUDING HOST DEVICE AND STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/943000
[patent_app_country] => US
[patent_app_date] => 2020-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12648
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16943000
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/943000 | Operation method of storage device, and operation method of storage system including host device and storage device | Jul 29, 2020 | Issued |
Array
(
[id] => 17957386
[patent_doc_number] => 11483511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-25
[patent_title] => Information processing device and connector switching method
[patent_app_type] => utility
[patent_app_number] => 16/928703
[patent_app_country] => US
[patent_app_date] => 2020-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7925
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16928703
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/928703 | Information processing device and connector switching method | Jul 13, 2020 | Issued |
Array
(
[id] => 17345873
[patent_doc_number] => 20220012204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => UTILIZING INTEGRATED LIGHTING TO STREAMLINE SYSTEM SETUP AND DEBUGGING
[patent_app_type] => utility
[patent_app_number] => 16/923274
[patent_app_country] => US
[patent_app_date] => 2020-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 33779
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16923274
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/923274 | UTILIZING INTEGRATED LIGHTING TO STREAMLINE SYSTEM SETUP AND DEBUGGING | Jul 7, 2020 | Pending |
Array
(
[id] => 17046854
[patent_doc_number] => 11100035
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Hot-pluggable barrel jack connection system for data communication and power
[patent_app_type] => utility
[patent_app_number] => 16/909159
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4423
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16909159
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/909159 | Hot-pluggable barrel jack connection system for data communication and power | Jun 22, 2020 | Issued |
Array
(
[id] => 16818776
[patent_doc_number] => 11003606
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => DMA-scatter and gather operations for non-contiguous memory
[patent_app_type] => utility
[patent_app_number] => 16/906262
[patent_app_country] => US
[patent_app_date] => 2020-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10824
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16906262
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/906262 | DMA-scatter and gather operations for non-contiguous memory | Jun 18, 2020 | Issued |
Array
(
[id] => 19581261
[patent_doc_number] => 12147374
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Distributed control system and semiconductor inspection apparatus including same
[patent_app_type] => utility
[patent_app_number] => 18/008387
[patent_app_country] => US
[patent_app_date] => 2020-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 5110
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18008387
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/008387 | Distributed control system and semiconductor inspection apparatus including same | Jun 10, 2020 | Issued |
Array
(
[id] => 17940335
[patent_doc_number] => 11474788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Elements for in-memory compute
[patent_app_type] => utility
[patent_app_number] => 16/890870
[patent_app_country] => US
[patent_app_date] => 2020-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 18814
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16890870
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/890870 | Elements for in-memory compute | Jun 1, 2020 | Issued |
Array
(
[id] => 17031619
[patent_doc_number] => 11093432
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-17
[patent_title] => Multi-channel DIMMs
[patent_app_type] => utility
[patent_app_number] => 15/931163
[patent_app_country] => US
[patent_app_date] => 2020-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6605
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15931163
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/931163 | Multi-channel DIMMs | May 12, 2020 | Issued |