De'maris R Brown

Array ( [id] => 8221362 [patent_doc_number] => 20120135563 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-31 [patent_title] => 'PROCESS FOR PRODUCING MULTILAYER CHIP ZINC OXIDE VARISTOR CONTAINING PURE SILVER INTERNAL ELECTRODES AND FIRING AT ULTRALOW TEMPERATURE' [patent_app_type] => utility [patent_app_number] => 13/298458 [patent_app_country] => US [patent_app_date] => 2011-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5332 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13298458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8198519 [patent_doc_number] => 20120122273 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-17 [patent_title] => 'DIRECT CURRENT ION IMPLANTATION FOR SOLID PHASE EPITAXIAL REGROWTH IN SOLAR CELL FABRICATION' [patent_app_type] => utility [patent_app_number] => 13/299292 [patent_app_country] => US [patent_app_date] => 2011-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3032 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20120122273.pdf [firstpage_image] =>[orig_patent_app_number] => 13299292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8198504 [patent_doc_number] => 20120122265 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-17 [patent_title] => 'METHOD FOR PRODUCING PHOTOVOLTAIC CELL' [patent_app_type] => utility [patent_app_number] => 13/298582 [patent_app_country] => US [patent_app_date] => 2011-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9239 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20120122265.pdf [firstpage_image] =>[orig_patent_app_number] => 13298582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8210242 [patent_doc_number] => 20120129318 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-24 [patent_title] => 'ATMOSPHERIC PRESSURE PLASMA ETCHING APPARATUS AND METHOD FOR MANUFACTURING SOI SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 13/298522 [patent_app_country] => US [patent_app_date] => 2011-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4108 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0129/20120129318.pdf [firstpage_image] =>[orig_patent_app_number] => 13298522 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9323467 [patent_doc_number] => 08658487 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-25 [patent_title] => 'Semiconductor device and fabrication method thereof' [patent_app_type] => utility [patent_app_number] => 13/298395 [patent_app_country] => US [patent_app_date] => 2011-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 5870 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13298395 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9074893 [patent_doc_number] => 08552473 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-08 [patent_title] => 'Micro-electro-mechanical device and manufacturing method for the same' [patent_app_type] => utility [patent_app_number] => 13/287150 [patent_app_country] => US [patent_app_date] => 2011-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 62 [patent_no_of_words] => 18167 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13287150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10557074 [patent_doc_number] => 09281278 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-03-08 [patent_title] => 'Interconnects with improved TDDB' [patent_app_type] => utility [patent_app_number] => 13/286224 [patent_app_country] => US [patent_app_date] => 2011-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3236 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13286224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10138415 [patent_doc_number] => 09171737 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-10-27 [patent_title] => 'Thermal oxide film formation method for silicon single crystal wafer' [patent_app_type] => utility [patent_app_number] => 13/824028 [patent_app_country] => US [patent_app_date] => 2011-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4673 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13824028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8925571 [patent_doc_number] => 20130181331 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-07-18 [patent_title] => 'ATMOSPHERIC-PRESSURE PLASMA-ENHANCED CHEMICAL VAPOR DEPOSITION' [patent_app_type] => utility [patent_app_number] => 13/876225 [patent_app_country] => US [patent_app_date] => 2011-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6744 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13876225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9944098 [patent_doc_number] => 08993398 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2015-03-31 [patent_title] => 'Method for creating ultra-high-density holes and metallization' [patent_app_type] => utility [patent_app_number] => 13/246998 [patent_app_country] => US [patent_app_date] => 2011-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 35 [patent_no_of_words] => 4860 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13246998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10876886 [patent_doc_number] => 08901676 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-12-02 [patent_title] => 'Lateral extended drain metal oxide semiconductor field effect transistor (LEDMOSFET) having a high drain-to-body breakdown voltage (Vb), a method of forming an LEDMOSFET, and a silicon-controlled rectifier (SCR) incorporating a complementary pair of LEDMOSFETs' [patent_app_type] => utility [patent_app_number] => 13/238414 [patent_app_country] => US [patent_app_date] => 2011-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 36 [patent_no_of_words] => 22094 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13238414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7510964 [patent_doc_number] => 20110256674 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-20 [patent_title] => 'Two-way Halo Implant' [patent_app_type] => utility [patent_app_number] => 13/170370 [patent_app_country] => US [patent_app_date] => 2011-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3524 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0256/20110256674.pdf [firstpage_image] =>[orig_patent_app_number] => 13170370 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9711387 [patent_doc_number] => 08835962 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-09-16 [patent_title] => 'Cavity electroluminescent devices with integrated microlenses' [patent_app_type] => utility [patent_app_number] => 13/695434 [patent_app_country] => US [patent_app_date] => 2011-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 12070 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13695434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6042414 [patent_doc_number] => 20110204491 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-25 [patent_title] => 'DIELECTRIC LAYER STRUCTURE' [patent_app_type] => utility [patent_app_number] => 13/102060 [patent_app_country] => US [patent_app_date] => 2011-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 2854 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0204/20110204491.pdf [firstpage_image] =>[orig_patent_app_number] => 13102060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5936925 [patent_doc_number] => 20110212575 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-01 [patent_title] => 'METHOD FOR MANUFACTURING THIN FILM INTEGRATED CIRCUIT, AND ELEMENT SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 13/101400 [patent_app_country] => US [patent_app_date] => 2011-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 17252 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20110212575.pdf [firstpage_image] =>[orig_patent_app_number] => 13101400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9344965 [patent_doc_number] => 08664112 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-03-04 [patent_title] => 'Methods for forming interconnect structures for integration of multi-layered integrated circuit devices' [patent_app_type] => utility [patent_app_number] => 13/085122 [patent_app_country] => US [patent_app_date] => 2011-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5483 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13085122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7699526 [patent_doc_number] => 20110227064 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-22 [patent_title] => 'Thin film transistors, methods of manufacturing thin film transistors, and semiconductor device including thin film transistors' [patent_app_type] => utility [patent_app_number] => 13/064366 [patent_app_country] => US [patent_app_date] => 2011-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6115 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20110227064.pdf [firstpage_image] =>[orig_patent_app_number] => 13064366 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8205035 [patent_doc_number] => 20120126256 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-24 [patent_title] => 'LED PACKAGE' [patent_app_type] => utility [patent_app_number] => 13/053522 [patent_app_country] => US [patent_app_date] => 2011-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 11647 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20120126256.pdf [firstpage_image] =>[orig_patent_app_number] => 13053522 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8071991 [patent_doc_number] => 20110241026 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-06 [patent_title] => 'LIGHT-EMITTING DIODE CHIP AND PACKAGE STRUCTURE THEREOF' [patent_app_type] => utility [patent_app_number] => 13/069232 [patent_app_country] => US [patent_app_date] => 2011-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2615 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20110241026.pdf [firstpage_image] =>[orig_patent_app_number] => 13069232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7584179 [patent_doc_number] => 20110278689 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-17 [patent_title] => 'SOLID-STATE IMAGING DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 13/069125 [patent_app_country] => US [patent_app_date] => 2011-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4916 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20110278689.pdf [firstpage_image] =>[orig_patent_app_number] => 13069125 [rel_patent_id] =>[rel_patent_doc_number] =>)