De'maris R Brown
Examiner (ID: 4353)
Most Active Art Unit | 2437 |
Art Unit(s) | CSDE, 2437 |
Total Applications | 45 |
Issued Applications | 29 |
Pending Applications | 0 |
Abandoned Applications | 16 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6392814
[patent_doc_number] => 20100163971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-01
[patent_title] => 'Dielectric Punch-Through Stoppers for Forming FinFETs Having Dual Fin Heights'
[patent_app_type] => utility
[patent_app_number] => 12/347123
[patent_app_country] => US
[patent_app_date] => 2008-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4242
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0163/20100163971.pdf
[firstpage_image] =>[orig_patent_app_number] => 12347123
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/347123 | Dielectric punch-through stoppers for forming FinFETs having dual fin heights | Dec 30, 2008 | Issued |
Array
(
[id] => 7515769
[patent_doc_number] => 08039841
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-18
[patent_title] => 'Organic light emitting diode display'
[patent_app_type] => utility
[patent_app_number] => 12/347053
[patent_app_country] => US
[patent_app_date] => 2008-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6715
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/039/08039841.pdf
[firstpage_image] =>[orig_patent_app_number] => 12347053
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/347053 | Organic light emitting diode display | Dec 30, 2008 | Issued |
Array
(
[id] => 5469738
[patent_doc_number] => 20090242904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-01
[patent_title] => 'Semiconductor Light Emitting Apparatus and Optical Print Head'
[patent_app_type] => utility
[patent_app_number] => 12/347144
[patent_app_country] => US
[patent_app_date] => 2008-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 9328
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0242/20090242904.pdf
[firstpage_image] =>[orig_patent_app_number] => 12347144
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/347144 | Semiconductor light emitting apparatus and optical print head | Dec 30, 2008 | Issued |
Array
(
[id] => 4451167
[patent_doc_number] => 07964490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-21
[patent_title] => 'Methods of forming nickel sulfide film on a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/347763
[patent_app_country] => US
[patent_app_date] => 2008-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 5770
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/964/07964490.pdf
[firstpage_image] =>[orig_patent_app_number] => 12347763
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/347763 | Methods of forming nickel sulfide film on a semiconductor device | Dec 30, 2008 | Issued |
Array
(
[id] => 8664280
[patent_doc_number] => 08377741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Self-heating phase change memory cell architecture'
[patent_app_type] => utility
[patent_app_number] => 12/346524
[patent_app_country] => US
[patent_app_date] => 2008-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 3788
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12346524
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/346524 | Self-heating phase change memory cell architecture | Dec 29, 2008 | Issued |
Array
(
[id] => 9822643
[patent_doc_number] => 08932126
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-13
[patent_title] => 'Method of gaming, a game controller and a gaming system'
[patent_app_type] => utility
[patent_app_number] => 12/340714
[patent_app_country] => US
[patent_app_date] => 2008-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 6437
[patent_no_of_claims] => 61
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12340714
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/340714 | Method of gaming, a game controller and a gaming system | Dec 19, 2008 | Issued |
Array
(
[id] => 5533896
[patent_doc_number] => 20090233684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-17
[patent_title] => 'METHOD OF GAMING, A GAME CONTROLLER AND A GAMING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/333065
[patent_app_country] => US
[patent_app_date] => 2008-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5695
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20090233684.pdf
[firstpage_image] =>[orig_patent_app_number] => 12333065
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/333065 | METHOD OF GAMING, A GAME CONTROLLER AND A GAMING SYSTEM | Dec 10, 2008 | Abandoned |
Array
(
[id] => 7751550
[patent_doc_number] => 08110508
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-07
[patent_title] => 'Method of forming a bump structure using an etching composition for an under bump metallurgy layer'
[patent_app_type] => utility
[patent_app_number] => 12/292643
[patent_app_country] => US
[patent_app_date] => 2008-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 8541
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/110/08110508.pdf
[firstpage_image] =>[orig_patent_app_number] => 12292643
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/292643 | Method of forming a bump structure using an etching composition for an under bump metallurgy layer | Nov 20, 2008 | Issued |
Array
(
[id] => 5407329
[patent_doc_number] => 20090121227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-14
[patent_title] => 'METHOD OF MANUFACTURING THIN FILM TRANSISTOR ARRAY SUBSTRATE AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/266064
[patent_app_country] => US
[patent_app_date] => 2008-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10033
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20090121227.pdf
[firstpage_image] =>[orig_patent_app_number] => 12266064
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/266064 | Method of manufacturing thin film transistor array substrate and display device | Nov 5, 2008 | Issued |
Array
(
[id] => 6220909
[patent_doc_number] => 20100055850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-04
[patent_title] => 'METHODS FOR FABRICATING PIXEL STRUCTURE, DISPLAY PANEL AND ELECTRO-OPTICAL APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/265694
[patent_app_country] => US
[patent_app_date] => 2008-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 9091
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20100055850.pdf
[firstpage_image] =>[orig_patent_app_number] => 12265694
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/265694 | METHODS FOR FABRICATING PIXEL STRUCTURE, DISPLAY PANEL AND ELECTRO-OPTICAL APPARATUS | Nov 4, 2008 | Abandoned |
Array
(
[id] => 5502332
[patent_doc_number] => 20090163020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-25
[patent_title] => 'Method for Manufacturing Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 12/264303
[patent_app_country] => US
[patent_app_date] => 2008-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2107
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0163/20090163020.pdf
[firstpage_image] =>[orig_patent_app_number] => 12264303
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/264303 | Method for Manufacturing Semiconductor Device | Nov 3, 2008 | Abandoned |
Array
(
[id] => 5552369
[patent_doc_number] => 20090286355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-19
[patent_title] => 'FLIP-CHIP PROCESS BY PHOTO-CURING ADHESIVE'
[patent_app_type] => utility
[patent_app_number] => 12/264474
[patent_app_country] => US
[patent_app_date] => 2008-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1095
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0286/20090286355.pdf
[firstpage_image] =>[orig_patent_app_number] => 12264474
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/264474 | FLIP-CHIP PROCESS BY PHOTO-CURING ADHESIVE | Nov 3, 2008 | Abandoned |
Array
(
[id] => 5404025
[patent_doc_number] => 20090239339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-24
[patent_title] => 'METHOD OF STACKING DIES FOR DIE STACK PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 12/264653
[patent_app_country] => US
[patent_app_date] => 2008-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1072
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0239/20090239339.pdf
[firstpage_image] =>[orig_patent_app_number] => 12264653
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/264653 | METHOD OF STACKING DIES FOR DIE STACK PACKAGE | Nov 3, 2008 | Abandoned |
Array
(
[id] => 8081719
[patent_doc_number] => 08148178
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-03
[patent_title] => 'Method of growing nitride single crystal and method of manufacturing nitride semiconductor light emitting device'
[patent_app_type] => utility
[patent_app_number] => 12/263873
[patent_app_country] => US
[patent_app_date] => 2008-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 3984
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/148/08148178.pdf
[firstpage_image] =>[orig_patent_app_number] => 12263873
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/263873 | Method of growing nitride single crystal and method of manufacturing nitride semiconductor light emitting device | Nov 2, 2008 | Issued |
Array
(
[id] => 7490423
[patent_doc_number] => 08030165
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-04
[patent_title] => 'Poly gate etch method and device for sonos-based flash memory'
[patent_app_type] => utility
[patent_app_number] => 12/259053
[patent_app_country] => US
[patent_app_date] => 2008-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 3818
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/030/08030165.pdf
[firstpage_image] =>[orig_patent_app_number] => 12259053
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/259053 | Poly gate etch method and device for sonos-based flash memory | Oct 26, 2008 | Issued |
Array
(
[id] => 1076976
[patent_doc_number] => 07615489
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-11-10
[patent_title] => 'Method for forming metal interconnects and reducing metal seed layer overhang'
[patent_app_type] => utility
[patent_app_number] => 12/256243
[patent_app_country] => US
[patent_app_date] => 2008-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3776
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/615/07615489.pdf
[firstpage_image] =>[orig_patent_app_number] => 12256243
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/256243 | Method for forming metal interconnects and reducing metal seed layer overhang | Oct 21, 2008 | Issued |
Array
(
[id] => 4582434
[patent_doc_number] => 07851256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-14
[patent_title] => 'Method of manufacturing chip-on-chip semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/285923
[patent_app_country] => US
[patent_app_date] => 2008-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3546
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/851/07851256.pdf
[firstpage_image] =>[orig_patent_app_number] => 12285923
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/285923 | Method of manufacturing chip-on-chip semiconductor device | Oct 15, 2008 | Issued |
Array
(
[id] => 6375324
[patent_doc_number] => 20100081272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-01
[patent_title] => 'Methods of Forming Electrical Interconnects Using Electroless Plating Techniques that Inhibit Void Formation'
[patent_app_type] => utility
[patent_app_number] => 12/241744
[patent_app_country] => US
[patent_app_date] => 2008-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2822
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20100081272.pdf
[firstpage_image] =>[orig_patent_app_number] => 12241744
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/241744 | Methods of forming electrical interconnects using electroless plating techniques that inhibit void formation | Sep 29, 2008 | Issued |
Array
(
[id] => 5508637
[patent_doc_number] => 20090081844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-26
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/211933
[patent_app_country] => US
[patent_app_date] => 2008-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 20823
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20090081844.pdf
[firstpage_image] =>[orig_patent_app_number] => 12211933
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/211933 | Method for manufacturing semiconductor substrate and semiconductor device | Sep 16, 2008 | Issued |
Array
(
[id] => 5452816
[patent_doc_number] => 20090068853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-12
[patent_title] => 'IMPURITY CONTROL IN HDP-CVD DEP/ETCH/DEP PROCESSES'
[patent_app_type] => utility
[patent_app_number] => 12/204523
[patent_app_country] => US
[patent_app_date] => 2008-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6764
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20090068853.pdf
[firstpage_image] =>[orig_patent_app_number] => 12204523
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/204523 | Impurity control in HDP-CVD DEP/ETCH/DEP processes | Sep 3, 2008 | Issued |