De'maris R Brown
Examiner (ID: 4353)
Most Active Art Unit | 2437 |
Art Unit(s) | CSDE, 2437 |
Total Applications | 45 |
Issued Applications | 29 |
Pending Applications | 0 |
Abandoned Applications | 16 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 7545390
[patent_doc_number] => 08053361
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-08
[patent_title] => 'Interconnects with improved TDDB'
[patent_app_type] => utility
[patent_app_number] => 12/203924
[patent_app_country] => US
[patent_app_date] => 2008-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3184
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/053/08053361.pdf
[firstpage_image] =>[orig_patent_app_number] => 12203924
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/203924 | Interconnects with improved TDDB | Sep 3, 2008 | Issued |
Array
(
[id] => 5282429
[patent_doc_number] => 20090096103
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-16
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FORMING BARRIER METAL LAYER THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/202623
[patent_app_country] => US
[patent_app_date] => 2008-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2175
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20090096103.pdf
[firstpage_image] =>[orig_patent_app_number] => 12202623
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/202623 | SEMICONDUCTOR DEVICE AND METHOD FOR FORMING BARRIER METAL LAYER THEREOF | Sep 1, 2008 | Abandoned |
Array
(
[id] => 62817
[patent_doc_number] => 07763535
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-27
[patent_title] => 'Method for producing a metal backside contact of a semiconductor component, in particular, a solar cell'
[patent_app_type] => utility
[patent_app_number] => 12/202123
[patent_app_country] => US
[patent_app_date] => 2008-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 4627
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/763/07763535.pdf
[firstpage_image] =>[orig_patent_app_number] => 12202123
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/202123 | Method for producing a metal backside contact of a semiconductor component, in particular, a solar cell | Aug 28, 2008 | Issued |
Array
(
[id] => 4708135
[patent_doc_number] => 20080296661
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'INTEGRATION OF NON-VOLATILE CHARGE TRAP MEMORY DEVICES AND LOGIC CMOS DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/185747
[patent_app_country] => US
[patent_app_date] => 2008-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 13646
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0296/20080296661.pdf
[firstpage_image] =>[orig_patent_app_number] => 12185747
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/185747 | Integration of non-volatile charge trap memory devices and logic CMOS devices | Aug 3, 2008 | Issued |
Array
(
[id] => 9375663
[patent_doc_number] => 08679927
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-25
[patent_title] => 'Integration of non-volatile charge trap memory devices and logic CMOS devices'
[patent_app_type] => utility
[patent_app_number] => 12/185751
[patent_app_country] => US
[patent_app_date] => 2008-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 23
[patent_no_of_words] => 13632
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12185751
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/185751 | Integration of non-volatile charge trap memory devices and logic CMOS devices | Aug 3, 2008 | Issued |
Array
(
[id] => 5288038
[patent_doc_number] => 20090020768
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-22
[patent_title] => 'BURIED CONTACT DEVICES FOR NITRIDE-BASED FILMS AND MANUFACTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/176073
[patent_app_country] => US
[patent_app_date] => 2008-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 15178
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20090020768.pdf
[firstpage_image] =>[orig_patent_app_number] => 12176073
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/176073 | BURIED CONTACT DEVICES FOR NITRIDE-BASED FILMS AND MANUFACTURE THEREOF | Jul 17, 2008 | Abandoned |
Array
(
[id] => 5288074
[patent_doc_number] => 20090020804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-22
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/176104
[patent_app_country] => US
[patent_app_date] => 2008-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3362
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20090020804.pdf
[firstpage_image] =>[orig_patent_app_number] => 12176104
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/176104 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Jul 17, 2008 | Abandoned |
Array
(
[id] => 72632
[patent_doc_number] => 07755112
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-13
[patent_title] => 'Field effect transistor with air bridge'
[patent_app_type] => utility
[patent_app_number] => 12/174664
[patent_app_country] => US
[patent_app_date] => 2008-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2035
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/755/07755112.pdf
[firstpage_image] =>[orig_patent_app_number] => 12174664
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/174664 | Field effect transistor with air bridge | Jul 16, 2008 | Issued |
Array
(
[id] => 6502698
[patent_doc_number] => 20100013047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-21
[patent_title] => 'INTEGRATED CIRCUIT AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/174434
[patent_app_country] => US
[patent_app_date] => 2008-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 12160
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20100013047.pdf
[firstpage_image] =>[orig_patent_app_number] => 12174434
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/174434 | INTEGRATED CIRCUIT AND METHOD OF MANUFACTURING THE SAME | Jul 15, 2008 | Abandoned |
Array
(
[id] => 6503428
[patent_doc_number] => 20100013107
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-21
[patent_title] => 'INTERCONNECT STRUCTURES FOR INTEGRATION OF MULTI-LAYERED INTEGRATED CIRCUIT DEVICES AND METHODS FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/174393
[patent_app_country] => US
[patent_app_date] => 2008-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5410
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20100013107.pdf
[firstpage_image] =>[orig_patent_app_number] => 12174393
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/174393 | Interconnect structures for integration of multi-layered integrated circuit devices and methods for forming the same | Jul 15, 2008 | Issued |
Array
(
[id] => 5524703
[patent_doc_number] => 20090194779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-06
[patent_title] => 'LIGHT EMITTING DIODE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/173383
[patent_app_country] => US
[patent_app_date] => 2008-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5011
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20090194779.pdf
[firstpage_image] =>[orig_patent_app_number] => 12173383
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/173383 | Light emitting diode and method for manufacturing the same | Jul 14, 2008 | Issued |
Array
(
[id] => 6502257
[patent_doc_number] => 20100013005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-21
[patent_title] => 'INTEGRATED CIRCUIT INCLUDING A VERTICAL TRANSISTOR AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/173524
[patent_app_country] => US
[patent_app_date] => 2008-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7798
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20100013005.pdf
[firstpage_image] =>[orig_patent_app_number] => 12173524
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/173524 | Integrated circuit including a vertical transistor and method | Jul 14, 2008 | Issued |
Array
(
[id] => 5429
[patent_doc_number] => 07812378
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-12
[patent_title] => 'Semiconductor device with high capacitance and low leakage current'
[patent_app_type] => utility
[patent_app_number] => 12/172583
[patent_app_country] => US
[patent_app_date] => 2008-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 54
[patent_no_of_words] => 9977
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/812/07812378.pdf
[firstpage_image] =>[orig_patent_app_number] => 12172583
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/172583 | Semiconductor device with high capacitance and low leakage current | Jul 13, 2008 | Issued |
Array
(
[id] => 5310300
[patent_doc_number] => 20090017581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-15
[patent_title] => 'Method for manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/216553
[patent_app_country] => US
[patent_app_date] => 2008-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 18767
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20090017581.pdf
[firstpage_image] =>[orig_patent_app_number] => 12216553
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/216553 | Method for manufacturing a SOI with plurality of single crystal substrates | Jul 7, 2008 | Issued |
Array
(
[id] => 5285025
[patent_doc_number] => 20090098700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-16
[patent_title] => 'METHOD OF FABRICATING A NON-VOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/163953
[patent_app_country] => US
[patent_app_date] => 2008-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3795
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0098/20090098700.pdf
[firstpage_image] =>[orig_patent_app_number] => 12163953
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/163953 | Method of fabricating a non-volatile memory device | Jun 26, 2008 | Issued |
Array
(
[id] => 5432217
[patent_doc_number] => 20090166803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'SEMICONDUCTOR DEVICE WITH FUSE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/163383
[patent_app_country] => US
[patent_app_date] => 2008-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2754
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20090166803.pdf
[firstpage_image] =>[orig_patent_app_number] => 12163383
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/163383 | Semiconductor device with fuse and method for fabricating the same | Jun 26, 2008 | Issued |
Array
(
[id] => 162302
[patent_doc_number] => 07670909
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-02
[patent_title] => 'Method for fabricating semiconductor device with vertical channel transistor'
[patent_app_type] => utility
[patent_app_number] => 12/163304
[patent_app_country] => US
[patent_app_date] => 2008-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 2733
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/670/07670909.pdf
[firstpage_image] =>[orig_patent_app_number] => 12163304
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/163304 | Method for fabricating semiconductor device with vertical channel transistor | Jun 26, 2008 | Issued |
Array
(
[id] => 5435689
[patent_doc_number] => 20090170276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'Method of Forming Trench of Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 12/147183
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2306
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20090170276.pdf
[firstpage_image] =>[orig_patent_app_number] => 12147183
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/147183 | Method of Forming Trench of Semiconductor Device | Jun 25, 2008 | Abandoned |
Array
(
[id] => 5395118
[patent_doc_number] => 20090315181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'Liquid phase molecular self-assembly for barrier deposition and structures formed thereby'
[patent_app_type] => utility
[patent_app_number] => 12/215073
[patent_app_country] => US
[patent_app_date] => 2008-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2613
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20090315181.pdf
[firstpage_image] =>[orig_patent_app_number] => 12215073
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/215073 | Liquid phase molecular self-assembly for barrier deposition and structures formed thereby | Jun 23, 2008 | Issued |
Array
(
[id] => 5346223
[patent_doc_number] => 20090001584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-01
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/142923
[patent_app_country] => US
[patent_app_date] => 2008-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2791
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20090001584.pdf
[firstpage_image] =>[orig_patent_app_number] => 12142923
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/142923 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Jun 19, 2008 | Abandoned |