
Dean O. Takaoka
Examiner (ID: 18632)
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2843, 2842, 2817 |
| Total Applications | 1929 |
| Issued Applications | 1748 |
| Pending Applications | 52 |
| Abandoned Applications | 133 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20123111
[patent_doc_number] => 20250238142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => HOST TECHNIQUES FOR STACKED MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 19/029863
[patent_app_country] => US
[patent_app_date] => 2025-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5324
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19029863
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/029863 | HOST TECHNIQUES FOR STACKED MEMORY SYSTEMS | Jan 16, 2025 | Pending |
Array
(
[id] => 20000520
[patent_doc_number] => 20250138742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => SYSTEMS AND METHODS FOR DATA TRANSFER FOR COMPUTATIONAL STORAGE DEVICES
[patent_app_type] => utility
[patent_app_number] => 19/011582
[patent_app_country] => US
[patent_app_date] => 2025-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19011582
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/011582 | SYSTEMS AND METHODS FOR DATA TRANSFER FOR COMPUTATIONAL STORAGE DEVICES | Jan 5, 2025 | Pending |
Array
(
[id] => 20570669
[patent_doc_number] => 20260064594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-05
[patent_title] => HANDLING LOOKUP REQUESTS FOR STORAGE CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 18/817421
[patent_app_country] => US
[patent_app_date] => 2024-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7372
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18817421
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/817421 | HANDLING LOOKUP REQUESTS FOR STORAGE CIRCUITRY | Aug 27, 2024 | Pending |
Array
(
[id] => 19617250
[patent_doc_number] => 20240402930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => USER CONFIGURABLE SLC MEMORY SIZE
[patent_app_type] => utility
[patent_app_number] => 18/807445
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9361
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18807445
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/807445 | User configurable SLC memory size | Aug 15, 2024 | Issued |
Array
(
[id] => 20166567
[patent_doc_number] => 20250258614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-14
[patent_title] => STORAGE CONTROLLER AND STORAGE DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/789890
[patent_app_country] => US
[patent_app_date] => 2024-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6747
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789890
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/789890 | STORAGE CONTROLLER AND STORAGE DEVICE INCLUDING THE SAME | Jul 30, 2024 | Pending |
Array
(
[id] => 20513055
[patent_doc_number] => 20260037156
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-05
[patent_title] => SELECTIVELY DISABLING MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/788456
[patent_app_country] => US
[patent_app_date] => 2024-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4902
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18788456
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/788456 | SELECTIVELY DISABLING MEMORY DEVICES | Jul 29, 2024 | Issued |
Array
(
[id] => 20388220
[patent_doc_number] => 12487946
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-02
[patent_title] => Connection device between DMA and DRAM using re-order buffer and interleaving and method of using the same
[patent_app_type] => utility
[patent_app_number] => 18/787649
[patent_app_country] => US
[patent_app_date] => 2024-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 0
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18787649
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/787649 | Connection device between DMA and DRAM using re-order buffer and interleaving and method of using the same | Jul 28, 2024 | Issued |
Array
(
[id] => 19756649
[patent_doc_number] => 20250045214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => Platform for execution of avionic applications, and associated method and computer program
[patent_app_type] => utility
[patent_app_number] => 18/786522
[patent_app_country] => US
[patent_app_date] => 2024-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4896
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18786522
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/786522 | Platform for execution of avionic applications, and associated method and computer program | Jul 27, 2024 | Pending |
Array
(
[id] => 20027183
[patent_doc_number] => 20250165405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-22
[patent_title] => STORAGE DEVICE CACHE SYSTEM WITH MACHINE LEARNING
[patent_app_type] => utility
[patent_app_number] => 18/778907
[patent_app_country] => US
[patent_app_date] => 2024-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11324
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18778907
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/778907 | Storage device cache system with machine learning | Jul 18, 2024 | Issued |
Array
(
[id] => 19725709
[patent_doc_number] => 20250028460
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => COMPUTATIONAL STORAGE WITH CONFIGURABLE DRIVES
[patent_app_type] => utility
[patent_app_number] => 18/777218
[patent_app_country] => US
[patent_app_date] => 2024-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4550
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18777218
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/777218 | Computational storage with configurable drives | Jul 17, 2024 | Issued |
Array
(
[id] => 19514040
[patent_doc_number] => 20240345726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => Using Multiple Security Protocols to Control Access to a Storage System
[patent_app_type] => utility
[patent_app_number] => 18/754861
[patent_app_country] => US
[patent_app_date] => 2024-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12540
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18754861
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/754861 | Using Multiple Security Protocols to Control Access to a Storage System | Jun 25, 2024 | Issued |
Array
(
[id] => 19382940
[patent_doc_number] => 20240272810
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => MEMORY SYSTEM AND STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/647008
[patent_app_country] => US
[patent_app_date] => 2024-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30652
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18647008
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/647008 | Memory system and storage system managing first and second account information for authentication of first and second accounts | Apr 25, 2024 | Issued |
Array
(
[id] => 20296439
[patent_doc_number] => 20250321682
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-16
[patent_title] => STORING SENSITIVE DATA SECURELY IN A MULTI-CLOUD ENVIRONMENT
[patent_app_type] => utility
[patent_app_number] => 18/637205
[patent_app_country] => US
[patent_app_date] => 2024-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3266
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18637205
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/637205 | Storing sensitive data securely in a multi-cloud environment | Apr 15, 2024 | Issued |
Array
(
[id] => 20009680
[patent_doc_number] => 20250147902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => CXL DEVICE, ELECTRONIC DEVICE, AND DATA STORING METHOD
[patent_app_type] => utility
[patent_app_number] => 18/635749
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18635749
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/635749 | CXL device, electronic device, and data storing method | Apr 14, 2024 | Issued |
Array
(
[id] => 20281905
[patent_doc_number] => 20250307147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => Dynamic Caching Policies for Processing-in-Memory
[patent_app_type] => utility
[patent_app_number] => 18/621319
[patent_app_country] => US
[patent_app_date] => 2024-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8310
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18621319
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/621319 | Dynamic caching policies for processing-in-memory | Mar 28, 2024 | Issued |
Array
(
[id] => 20281534
[patent_doc_number] => 20250306776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => PROTECTED DATA RESTORATION USING CONFIDENTIAL COMPUTING
[patent_app_type] => utility
[patent_app_number] => 18/618938
[patent_app_country] => US
[patent_app_date] => 2024-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10151
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18618938
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/618938 | Protected data restoration using confidential computing | Mar 26, 2024 | Issued |
Array
(
[id] => 19558392
[patent_doc_number] => 20240370184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => SYSTEMS AND METHODS FOR SECURE STORAGE OF SENSITIVE DATA
[patent_app_type] => utility
[patent_app_number] => 18/602933
[patent_app_country] => US
[patent_app_date] => 2024-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10165
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18602933
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/602933 | Systems and methods for secure storage of sensitive data | Mar 11, 2024 | Issued |
Array
(
[id] => 20221479
[patent_doc_number] => 20250284410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-11
[patent_title] => APPLICATION PROGRAMMING INTERFACE TO INDICATE MEMORY ACCESS
[patent_app_type] => utility
[patent_app_number] => 18/596283
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 48222
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596283
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596283 | APPLICATION PROGRAMMING INTERFACE TO INDICATE MEMORY ACCESS | Mar 4, 2024 | Pending |
Array
(
[id] => 20595165
[patent_doc_number] => 12578881
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-17
[patent_title] => Systems and methods for using distributed memory configuration bits in artificial neural networks
[patent_app_type] => utility
[patent_app_number] => 18/590543
[patent_app_country] => US
[patent_app_date] => 2024-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 6481
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18590543
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/590543 | Systems and methods for using distributed memory configuration bits in artificial neural networks | Feb 27, 2024 | Issued |
Array
(
[id] => 19235655
[patent_doc_number] => 20240192850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => Representing Storage Capacity Based On Data Reduction Levels
[patent_app_type] => utility
[patent_app_number] => 18/585426
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585426
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585426 | Representing storage capacity based on data reduction levels | Feb 22, 2024 | Issued |