
Dean Phan
Examiner (ID: 18532, Phone: (571)270-1002 , Office: P/2184 )
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184, 2182 |
| Total Applications | 597 |
| Issued Applications | 405 |
| Pending Applications | 49 |
| Abandoned Applications | 151 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16737749
[patent_doc_number] => 10963401
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Control arrangement for a coffee machine
[patent_app_type] => utility
[patent_app_number] => 16/629998
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3336
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 311
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16629998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/629998 | Control arrangement for a coffee machine | Jul 9, 2018 | Issued |
Array
(
[id] => 15472943
[patent_doc_number] => 10552349
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-04
[patent_title] => System and method for dynamic pipelining of direct memory access (DMA) transactions
[patent_app_type] => utility
[patent_app_number] => 16/008084
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5005
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008084
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008084 | System and method for dynamic pipelining of direct memory access (DMA) transactions | Jun 13, 2018 | Issued |
Array
(
[id] => 15685531
[patent_doc_number] => 20200097429
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => RACK CONTROLLER WITH NATIVE SUPPORT FOR INTELLIGENT PATCHING EQUIPMENT INSTALLED IN MULTIPLE RACKS
[patent_app_type] => utility
[patent_app_number] => 16/619076
[patent_app_country] => US
[patent_app_date] => 2018-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9359
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16619076
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/619076 | Rack controller with native support for intelligent patching equipment installed in multiple racks | Jun 4, 2018 | Issued |
Array
(
[id] => 15075033
[patent_doc_number] => 10467007
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-11-05
[patent_title] => Core for controlling multiple serial peripheral interfaces (SPI's)
[patent_app_type] => utility
[patent_app_number] => 15/995303
[patent_app_country] => US
[patent_app_date] => 2018-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 5
[patent_no_of_words] => 3459
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15995303
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/995303 | Core for controlling multiple serial peripheral interfaces (SPI's) | May 31, 2018 | Issued |
| 15/993649 | SYSTEM AND METHOD FOR DYNAMIC PIPELINING OF DIRECT MEMORY ACCESS (DMA) TRANSACTIONS | May 30, 2018 | Abandoned |
Array
(
[id] => 13448765
[patent_doc_number] => 20180275925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => METHOD AND MOBILE TERMINAL FOR PROCESSING WRITE REQUEST
[patent_app_type] => utility
[patent_app_number] => 15/992516
[patent_app_country] => US
[patent_app_date] => 2018-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7079
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15992516
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/992516 | Method and mobile terminal for processing write request | May 29, 2018 | Issued |
Array
(
[id] => 14123157
[patent_doc_number] => 10248437
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-02
[patent_title] => Enhanced computer performance based on selectable device capabilities
[patent_app_type] => utility
[patent_app_number] => 15/986055
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4200
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15986055
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/986055 | Enhanced computer performance based on selectable device capabilities | May 21, 2018 | Issued |
Array
(
[id] => 16307223
[patent_doc_number] => 10776013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Performing workload balancing of tracks in storage areas assigned to processing units
[patent_app_type] => utility
[patent_app_number] => 15/964918
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 6764
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964918
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964918 | Performing workload balancing of tracks in storage areas assigned to processing units | Apr 26, 2018 | Issued |
Array
(
[id] => 14079469
[patent_doc_number] => 20190088622
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/908829
[patent_app_country] => US
[patent_app_date] => 2018-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15151
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15908829
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/908829 | Semiconductor memory device | Feb 28, 2018 | Issued |
Array
(
[id] => 13449237
[patent_doc_number] => 20180276161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => PCIe VIRTUAL SWITCHES AND AN OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/909702
[patent_app_country] => US
[patent_app_date] => 2018-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3792
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15909702
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/909702 | PCIe VIRTUAL SWITCHES AND AN OPERATING METHOD THEREOF | Feb 28, 2018 | Abandoned |
Array
(
[id] => 16638835
[patent_doc_number] => 10917361
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-09
[patent_title] => Data processing apparatus and terminal
[patent_app_type] => utility
[patent_app_number] => 15/907993
[patent_app_country] => US
[patent_app_date] => 2018-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 11580
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 332
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15907993
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/907993 | Data processing apparatus and terminal | Feb 27, 2018 | Issued |
Array
(
[id] => 16186103
[patent_doc_number] => 10719435
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-21
[patent_title] => Storage device supporting multiple communication types and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/863218
[patent_app_country] => US
[patent_app_date] => 2018-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 11846
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15863218
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/863218 | Storage device supporting multiple communication types and operating method thereof | Jan 4, 2018 | Issued |
Array
(
[id] => 14539297
[patent_doc_number] => 20190205270
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => LINK WIDTH SCALING ACROSS MULTIPLE RETIMER DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/858366
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15858366
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/858366 | Link width scaling across multiple retimer devices | Dec 28, 2017 | Issued |
Array
(
[id] => 15399319
[patent_doc_number] => 10540316
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => Cancel and replay protocol scheme to improve ordered bandwidth
[patent_app_type] => utility
[patent_app_number] => 15/856799
[patent_app_country] => US
[patent_app_date] => 2017-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4436
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15856799
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/856799 | Cancel and replay protocol scheme to improve ordered bandwidth | Dec 27, 2017 | Issued |
Array
(
[id] => 15248471
[patent_doc_number] => 10509760
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Buffer controller, memory device, and integrated circuit device
[patent_app_type] => utility
[patent_app_number] => 15/855819
[patent_app_country] => US
[patent_app_date] => 2017-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 11522
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15855819
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/855819 | Buffer controller, memory device, and integrated circuit device | Dec 26, 2017 | Issued |
Array
(
[id] => 14506667
[patent_doc_number] => 20190196988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => MEMORY PRESSURE NOTIFIER
[patent_app_type] => utility
[patent_app_number] => 15/855798
[patent_app_country] => US
[patent_app_date] => 2017-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19195
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15855798
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/855798 | Memory pressure notifier | Dec 26, 2017 | Issued |
Array
(
[id] => 12735676
[patent_doc_number] => 20180137059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-17
[patent_title] => MIGRATING BUFFER FOR DIRECT MEMORY ACCESS IN A COMPUTER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/852209
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15852209
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/852209 | Migrating buffer for direct memory access in a computer system | Dec 21, 2017 | Issued |
Array
(
[id] => 17128727
[patent_doc_number] => 20210303496
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => ACTUATION OF DATA TRANSMISSION LANES BETWEEN STATES
[patent_app_type] => utility
[patent_app_number] => 16/482314
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9890
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16482314
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/482314 | ACTUATION OF DATA TRANSMISSION LANES BETWEEN STATES | Dec 14, 2017 | Abandoned |
Array
(
[id] => 15151221
[patent_doc_number] => 20190354088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => CONTROL DEVICE AND COMMUNICATION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/477531
[patent_app_country] => US
[patent_app_date] => 2017-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10284
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16477531
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/477531 | Control device and communication device | Nov 19, 2017 | Issued |
Array
(
[id] => 17106352
[patent_doc_number] => 11126569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-21
[patent_title] => Information processing system, information processing method, and program
[patent_app_type] => utility
[patent_app_number] => 16/759104
[patent_app_country] => US
[patent_app_date] => 2017-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5341
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16759104
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/759104 | Information processing system, information processing method, and program | Oct 30, 2017 | Issued |