Deborah D Carr
Examiner (ID: 13183, Phone: (571)272-0637 , Office: P/1672 )
Most Active Art Unit | 1621 |
Art Unit(s) | 1672, 1621, 1622, 1692, 2899, 1671, 1202, 1204 |
Total Applications | 2916 |
Issued Applications | 2268 |
Pending Applications | 233 |
Abandoned Applications | 413 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 11745486
[patent_doc_number] => 20170199559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-13
[patent_title] => 'Method for Fair Off-Loading of Computational Tasks for Efficient Energy Management in Mobile Devices like Smart Phones'
[patent_app_type] => utility
[patent_app_number] => 14/992308
[patent_app_country] => US
[patent_app_date] => 2016-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2957
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14992308
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/992308 | Method for fair off-loading of computational tasks for efficient energy management in mobile devices like smart phones | Jan 10, 2016 | Issued |
Array
(
[id] => 11745935
[patent_doc_number] => 20170200008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-13
[patent_title] => 'SWITCHING USERS AND SYNC BUBBLE FOR EDU MODE'
[patent_app_type] => utility
[patent_app_number] => 14/991988
[patent_app_country] => US
[patent_app_date] => 2016-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11270
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14991988
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/991988 | Switching users and sync bubble for EDU mode | Jan 9, 2016 | Issued |
Array
(
[id] => 12413349
[patent_doc_number] => 09971390
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-05-15
[patent_title] => Processor energy consumption rate limiting system
[patent_app_type] => utility
[patent_app_number] => 14/988451
[patent_app_country] => US
[patent_app_date] => 2016-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9729
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14988451
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/988451 | Processor energy consumption rate limiting system | Jan 4, 2016 | Issued |
Array
(
[id] => 13258831
[patent_doc_number] => 10142116
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-27
[patent_title] => Inspection device and method for powered devices in a power over Ethernet system
[patent_app_type] => utility
[patent_app_number] => 14/988187
[patent_app_country] => US
[patent_app_date] => 2016-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6234
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14988187
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/988187 | Inspection device and method for powered devices in a power over Ethernet system | Jan 4, 2016 | Issued |
Array
(
[id] => 13650921
[patent_doc_number] => 09851774
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Method and apparatus for dynamic clock and voltage scaling in a computer processor based on program phase
[patent_app_type] => utility
[patent_app_number] => 14/986738
[patent_app_country] => US
[patent_app_date] => 2016-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8195
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14986738
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/986738 | Method and apparatus for dynamic clock and voltage scaling in a computer processor based on program phase | Jan 3, 2016 | Issued |
Array
(
[id] => 11731034
[patent_doc_number] => 20170192477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'ADAPTIVE POWER CAPPING IN A CHIP'
[patent_app_type] => utility
[patent_app_number] => 14/986944
[patent_app_country] => US
[patent_app_date] => 2016-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5493
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14986944
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/986944 | Adaptive power capping in a chip | Jan 3, 2016 | Issued |
Array
(
[id] => 10998972
[patent_doc_number] => 20160195919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-07
[patent_title] => 'POWER MANAGEMENT WITH HARDWARE VIRTUALIZATION'
[patent_app_type] => utility
[patent_app_number] => 14/986891
[patent_app_country] => US
[patent_app_date] => 2016-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4860
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14986891
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/986891 | Power management with hardware virtualization | Jan 3, 2016 | Issued |
Array
(
[id] => 11731041
[patent_doc_number] => 20170192485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'PROVIDING A POWER OPTIMIZED DESIGN FOR A DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/987160
[patent_app_country] => US
[patent_app_date] => 2016-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4208
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14987160
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/987160 | PROVIDING A POWER OPTIMIZED DESIGN FOR A DEVICE | Jan 3, 2016 | Abandoned |
Array
(
[id] => 13692697
[patent_doc_number] => 20170357303
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-14
[patent_title] => METHOD AND DEVICE FOR ENERGY-SAVING EXTERNAL SYNCHRONIZATION OF CLOCKS IN A DISTRIBUTED REAL-TIME COMPUTER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/539509
[patent_app_country] => US
[patent_app_date] => 2015-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5114
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 456
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15539509
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/539509 | METHOD AND DEVICE FOR ENERGY-SAVING EXTERNAL SYNCHRONIZATION OF CLOCKS IN A DISTRIBUTED REAL-TIME COMPUTER SYSTEM | Dec 22, 2015 | Abandoned |
Array
(
[id] => 16171227
[patent_doc_number] => 10712789
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Integrated circuit thermal throttling with workload adapted thermal sensor maximum temperature
[patent_app_type] => utility
[patent_app_number] => 14/975356
[patent_app_country] => US
[patent_app_date] => 2015-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6291
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14975356
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/975356 | Integrated circuit thermal throttling with workload adapted thermal sensor maximum temperature | Dec 17, 2015 | Issued |
Array
(
[id] => 11692833
[patent_doc_number] => 20170168548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-15
[patent_title] => 'SEGREGATED POWER STATE CONTROL IN A DISTRIBUTED CACHE SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/965184
[patent_app_country] => US
[patent_app_date] => 2015-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5673
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14965184
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/965184 | Segregated power state control in a distributed cache system | Dec 9, 2015 | Issued |
Array
(
[id] => 10739131
[patent_doc_number] => 20160085282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-24
[patent_title] => 'DYNAMIC POWER SYSTEM ADJUSTMENT TO STORE ENERGY FOR POWER EXCURSIONS'
[patent_app_type] => utility
[patent_app_number] => 14/958414
[patent_app_country] => US
[patent_app_date] => 2015-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6733
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14958414
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/958414 | Dynamic power system adjustment to store energy for power excursions | Dec 2, 2015 | Issued |
Array
(
[id] => 11786358
[patent_doc_number] => 09395790
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'Power management system'
[patent_app_type] => utility
[patent_app_number] => 14/942335
[patent_app_country] => US
[patent_app_date] => 2015-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7356
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14942335
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/942335 | Power management system | Nov 15, 2015 | Issued |
Array
(
[id] => 11292253
[patent_doc_number] => 20160342185
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'DROOP DETECTION AND REGULATION FOR PROCESSOR TILES'
[patent_app_type] => utility
[patent_app_number] => 14/919364
[patent_app_country] => US
[patent_app_date] => 2015-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8132
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14919364
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/919364 | Droop detection and regulation for processor tiles | Oct 20, 2015 | Issued |
Array
(
[id] => 11398479
[patent_doc_number] => 20170019018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-19
[patent_title] => 'POWER CONTROL DEVICE AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/886375
[patent_app_country] => US
[patent_app_date] => 2015-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3763
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14886375
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/886375 | Power control device and method thereof | Oct 18, 2015 | Issued |
Array
(
[id] => 10739141
[patent_doc_number] => 20160085292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-24
[patent_title] => 'ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/847144
[patent_app_country] => US
[patent_app_date] => 2015-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5177
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14847144
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/847144 | ELECTRONIC DEVICE | Sep 7, 2015 | Abandoned |
Array
(
[id] => 11494363
[patent_doc_number] => 20170068548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'Method for Out of Band Device Configuration Deployment and System Therefor'
[patent_app_type] => utility
[patent_app_number] => 14/847894
[patent_app_country] => US
[patent_app_date] => 2015-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3974
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14847894
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/847894 | Method for out of band device configuration deployment and system therefor | Sep 7, 2015 | Issued |
Array
(
[id] => 11700443
[patent_doc_number] => 09690355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-27
[patent_title] => 'Semiconductor device, power control method, and storage medium'
[patent_app_type] => utility
[patent_app_number] => 14/847202
[patent_app_country] => US
[patent_app_date] => 2015-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 6963
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14847202
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/847202 | Semiconductor device, power control method, and storage medium | Sep 7, 2015 | Issued |
Array
(
[id] => 10493385
[patent_doc_number] => 20150378407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'Loading-Based Dynamic Voltage And Frequency Scaling'
[patent_app_type] => utility
[patent_app_number] => 14/846560
[patent_app_country] => US
[patent_app_date] => 2015-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11511
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14846560
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/846560 | Loading-Based Dynamic Voltage And Frequency Scaling | Sep 3, 2015 | Abandoned |
Array
(
[id] => 12120687
[patent_doc_number] => 20180004274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'DETERMINING POWER STATE SUPPORT'
[patent_app_type] => utility
[patent_app_number] => 15/547347
[patent_app_country] => US
[patent_app_date] => 2015-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4980
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15547347
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/547347 | DETERMINING POWER STATE SUPPORT | Jul 30, 2015 | Abandoned |