Deborah Yee

Array ( [id] => 3942292 [patent_doc_number] => 05946579 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Stacked mask integration technique for advanced CMOS transistor formation' [patent_app_type] => 1 [patent_app_number] => 8/987277 [patent_app_country] => US [patent_app_date] => 1997-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 35 [patent_no_of_words] => 8485 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946579.pdf [firstpage_image] =>[orig_patent_app_number] => 987277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4294450 [patent_doc_number] => 06184120 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'Method of forming a buried plug and an interconnection' [patent_app_type] => 1 [patent_app_number] => 8/980287 [patent_app_country] => US [patent_app_date] => 1997-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3031 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/184/06184120.pdf [firstpage_image] =>[orig_patent_app_number] => 980287 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3945211 [patent_doc_number] => 05953602 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'EEPROM cell and related method of making thereof' [patent_app_type] => 1 [patent_app_number] => 8/978028 [patent_app_country] => US [patent_app_date] => 1997-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 21 [patent_no_of_words] => 3544 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 355 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953602.pdf [firstpage_image] =>[orig_patent_app_number] => 978028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3945182 [patent_doc_number] => 05953600 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Fabrication of bipolar/CMOS integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/968598 [patent_app_country] => US [patent_app_date] => 1997-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 23 [patent_no_of_words] => 7139 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953600.pdf [firstpage_image] =>[orig_patent_app_number] => 968598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4106529 [patent_doc_number] => 06022772 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-08 [patent_title] => 'Stacked capacitor having a corrugated electrode' [patent_app_type] => 1 [patent_app_number] => 8/966543 [patent_app_country] => US [patent_app_date] => 1997-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 28 [patent_no_of_words] => 9838 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/022/06022772.pdf [firstpage_image] =>[orig_patent_app_number] => 966543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4004531 [patent_doc_number] => 05960307 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Method of forming ball grid array contacts' [patent_app_type] => 1 [patent_app_number] => 8/964727 [patent_app_country] => US [patent_app_date] => 1997-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1282 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/960/05960307.pdf [firstpage_image] =>[orig_patent_app_number] => 964727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3964642 [patent_doc_number] => 05885859 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'Methods of fabricating multi-gate, offset source and drain field effect transistors' [patent_app_type] => 1 [patent_app_number] => 8/960631 [patent_app_country] => US [patent_app_date] => 1997-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 3105 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/885/05885859.pdf [firstpage_image] =>[orig_patent_app_number] => 960631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4236773 [patent_doc_number] => 06090650 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Method to reduce timing skews in I/O circuits and clock drivers caused by fabrication process tolerances' [patent_app_type] => 1 [patent_app_number] => 8/940303 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3494 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/090/06090650.pdf [firstpage_image] =>[orig_patent_app_number] => 940303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4212207 [patent_doc_number] => 06028329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Bipolar junction transistor device and a method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/925357 [patent_app_country] => US [patent_app_date] => 1997-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 2911 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/028/06028329.pdf [firstpage_image] =>[orig_patent_app_number] => 925357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1478169 [patent_doc_number] => 06451686 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-17 [patent_title] => 'Control of semiconductor device isolation properties through incorporation of fluorine in peteos films' [patent_app_type] => B1 [patent_app_number] => 08/923501 [patent_app_country] => US [patent_app_date] => 1997-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 7847 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/451/06451686.pdf [firstpage_image] =>[orig_patent_app_number] => 08923501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257822 [patent_doc_number] => 06204093 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Method and apparatus for applying viscous materials to a lead frame' [patent_app_type] => 1 [patent_app_number] => 8/916931 [patent_app_country] => US [patent_app_date] => 1997-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 26 [patent_no_of_words] => 4092 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204093.pdf [firstpage_image] =>[orig_patent_app_number] => 916931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3999649 [patent_doc_number] => 05950098 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-07 [patent_title] => 'Manufacturing method of a semiconductor device with a silicide layer' [patent_app_type] => 1 [patent_app_number] => 8/911979 [patent_app_country] => US [patent_app_date] => 1997-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 7211 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/950/05950098.pdf [firstpage_image] =>[orig_patent_app_number] => 911979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3943957 [patent_doc_number] => 05998246 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-07 [patent_title] => 'Self-aligned manufacturing method of a thin film transistor for forming a single-crystal bottom-gate and an offset drain' [patent_app_type] => 1 [patent_app_number] => 8/908721 [patent_app_country] => US [patent_app_date] => 1997-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2126 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 359 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/998/05998246.pdf [firstpage_image] =>[orig_patent_app_number] => 908721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4006521 [patent_doc_number] => 05888853 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Integrated circuit including a graded grain structure for enhanced transistor formation and fabrication method thereof' [patent_app_type] => 1 [patent_app_number] => 8/905482 [patent_app_country] => US [patent_app_date] => 1997-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 7253 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/888/05888853.pdf [firstpage_image] =>[orig_patent_app_number] => 905482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3937202 [patent_doc_number] => 05981329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'SRAM cell employing substantially vertically elongated pull-up resistors and methods of making, and resistor constructions and methods of making' [patent_app_type] => 1 [patent_app_number] => 8/902004 [patent_app_country] => US [patent_app_date] => 1997-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 4305 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/981/05981329.pdf [firstpage_image] =>[orig_patent_app_number] => 902004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3994021 [patent_doc_number] => 05985739 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Semiconductor structures having advantageous high-frequency characteristics and processes for producing such semiconductor structures' [patent_app_type] => 1 [patent_app_number] => 8/809222 [patent_app_country] => US [patent_app_date] => 1997-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4228 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/985/05985739.pdf [firstpage_image] =>[orig_patent_app_number] => 809222 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3896632 [patent_doc_number] => 05897365 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'Process of fabricating semiconductor device having low-resistive titanium silicide layer free from short-circuit and leakage current' [patent_app_type] => 1 [patent_app_number] => 8/883333 [patent_app_country] => US [patent_app_date] => 1997-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 4786 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/897/05897365.pdf [firstpage_image] =>[orig_patent_app_number] => 883333 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3994477 [patent_doc_number] => 05918142 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-29 [patent_title] => 'Method for fabricating a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/883376 [patent_app_country] => US [patent_app_date] => 1997-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1709 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/918/05918142.pdf [firstpage_image] =>[orig_patent_app_number] => 883376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4237840 [patent_doc_number] => 06080611 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Semiconductor device and production thereof' [patent_app_type] => 1 [patent_app_number] => 8/880445 [patent_app_country] => US [patent_app_date] => 1997-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 9127 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/080/06080611.pdf [firstpage_image] =>[orig_patent_app_number] => 880445 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4050259 [patent_doc_number] => 05943559 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Method for manufacturing liquid crystal display apparatus with drain/source silicide electrodes made by sputtering process' [patent_app_type] => 1 [patent_app_number] => 8/880505 [patent_app_country] => US [patent_app_date] => 1997-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 27 [patent_no_of_words] => 4761 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/943/05943559.pdf [firstpage_image] =>[orig_patent_app_number] => 880505 [rel_patent_id] =>[rel_patent_doc_number] =>)