Deirdre D. Hatcher

Array ( [id] => 762108 [patent_doc_number] => 07012326 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-14 [patent_title] => 'Lid and method of employing a lid on an integrated circuit' [patent_app_type] => utility [patent_app_number] => 10/782184 [patent_app_country] => US [patent_app_date] => 2004-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 19 [patent_no_of_words] => 3034 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/012/07012326.pdf [firstpage_image] =>[orig_patent_app_number] => 10782184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7030849 [patent_doc_number] => 20050029551 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Semiconductor memory pipeline buffer' [patent_app_type] => utility [patent_app_number] => 10/774586 [patent_app_country] => US [patent_app_date] => 2004-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7852 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20050029551.pdf [firstpage_image] =>[orig_patent_app_number] => 10774586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 677113 [patent_doc_number] => 07087974 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Semiconductor integrated circuit including anti-fuse and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/773213 [patent_app_country] => US [patent_app_date] => 2004-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 8194 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/087/07087974.pdf [firstpage_image] =>[orig_patent_app_number] => 10773213 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 696291 [patent_doc_number] => 07071536 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-04 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/772283 [patent_app_country] => US [patent_app_date] => 2004-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 38 [patent_no_of_words] => 13943 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/071/07071536.pdf [firstpage_image] =>[orig_patent_app_number] => 10772283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1063688 [patent_doc_number] => 06849908 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-01 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/772373 [patent_app_country] => US [patent_app_date] => 2004-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 23 [patent_no_of_words] => 5159 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/849/06849908.pdf [firstpage_image] =>[orig_patent_app_number] => 10772373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1060234 [patent_doc_number] => 06853082 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-08 [patent_title] => 'Method and structure for integrating metal insulator metal capacitor with copper' [patent_app_type] => utility [patent_app_number] => 10/773954 [patent_app_country] => US [patent_app_date] => 2004-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4960 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/853/06853082.pdf [firstpage_image] =>[orig_patent_app_number] => 10773954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7615028 [patent_doc_number] => 06897498 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-24 [patent_title] => 'Polycrystalline germanium-based waveguide detector integrated on a thin silicon-on-insulator (SOI) platform' [patent_app_type] => utility [patent_app_number] => 10/772724 [patent_app_country] => US [patent_app_date] => 2004-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 4868 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/897/06897498.pdf [firstpage_image] =>[orig_patent_app_number] => 10772724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7411692 [patent_doc_number] => 20040207036 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-21 [patent_title] => 'Camera module and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/771513 [patent_app_country] => US [patent_app_date] => 2004-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 2561 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0207/20040207036.pdf [firstpage_image] =>[orig_patent_app_number] => 10771513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 993990 [patent_doc_number] => 06917091 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-12 [patent_title] => 'High power semiconductor device having source electrodes connected by air bridges and having opposite current path directions' [patent_app_type] => utility [patent_app_number] => 10/770414 [patent_app_country] => US [patent_app_date] => 2004-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 4180 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/917/06917091.pdf [firstpage_image] =>[orig_patent_app_number] => 10770414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7002383 [patent_doc_number] => 20050167696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-04 [patent_title] => 'Silicon nitride insulating substrate for power semiconductor module' [patent_app_type] => utility [patent_app_number] => 10/771204 [patent_app_country] => US [patent_app_date] => 2004-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1895 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20050167696.pdf [firstpage_image] =>[orig_patent_app_number] => 10771204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1056998 [patent_doc_number] => 06856031 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-15 [patent_title] => 'SRAM cell with well contacts and P+ diffusion crossing to ground or N+ diffusion crossing to VDD' [patent_app_type] => utility [patent_app_number] => 10/771824 [patent_app_country] => US [patent_app_date] => 2004-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3251 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/856/06856031.pdf [firstpage_image] =>[orig_patent_app_number] => 10771824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 700172 [patent_doc_number] => 07067870 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-27 [patent_title] => 'Power semiconductor switching element' [patent_app_type] => utility [patent_app_number] => 10/770014 [patent_app_country] => US [patent_app_date] => 2004-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 49 [patent_no_of_words] => 10202 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/067/07067870.pdf [firstpage_image] =>[orig_patent_app_number] => 10770014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7219697 [patent_doc_number] => 20040155304 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-12 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => new [patent_app_number] => 10/769863 [patent_app_country] => US [patent_app_date] => 2004-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 12837 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20040155304.pdf [firstpage_image] =>[orig_patent_app_number] => 10769863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 994006 [patent_doc_number] => 06917107 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-12 [patent_title] => 'Board-on-chip packages' [patent_app_type] => utility [patent_app_number] => 10/772204 [patent_app_country] => US [patent_app_date] => 2004-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 5486 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/917/06917107.pdf [firstpage_image] =>[orig_patent_app_number] => 10772204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7002428 [patent_doc_number] => 20050167741 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-04 [patent_title] => 'ENCAPSULATED SPACERS IN VERTICAL PASS GATE DRAM AND DAMASCENE LOGIC GATES' [patent_app_type] => utility [patent_app_number] => 10/770264 [patent_app_country] => US [patent_app_date] => 2004-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 5020 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20050167741.pdf [firstpage_image] =>[orig_patent_app_number] => 10770264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1056843 [patent_doc_number] => 06855982 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-15 [patent_title] => 'Self aligned double gate transistor having a strained channel region and process therefor' [patent_app_type] => utility [patent_app_number] => 10/770163 [patent_app_country] => US [patent_app_date] => 2004-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 3128 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/855/06855982.pdf [firstpage_image] =>[orig_patent_app_number] => 10770163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7143971 [patent_doc_number] => 20040169222 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-02 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => new [patent_app_number] => 10/768064 [patent_app_country] => US [patent_app_date] => 2004-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 6576 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20040169222.pdf [firstpage_image] =>[orig_patent_app_number] => 10768064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1019838 [patent_doc_number] => 06891761 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-10 [patent_title] => 'Semiconductor device and manufacturing method' [patent_app_type] => utility [patent_app_number] => 10/767053 [patent_app_country] => US [patent_app_date] => 2004-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 24 [patent_no_of_words] => 11891 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/891/06891761.pdf [firstpage_image] =>[orig_patent_app_number] => 10767053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7420891 [patent_doc_number] => 20040183129 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'Poly-sealed silicide trench gate' [patent_app_type] => new [patent_app_number] => 10/768243 [patent_app_country] => US [patent_app_date] => 2004-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 17298 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20040183129.pdf [firstpage_image] =>[orig_patent_app_number] => 10768243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 700851 [patent_doc_number] => 07068138 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-27 [patent_title] => 'High Q factor integrated circuit inductor' [patent_app_type] => utility [patent_app_number] => 10/768773 [patent_app_country] => US [patent_app_date] => 2004-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 23 [patent_no_of_words] => 4995 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/068/07068138.pdf [firstpage_image] =>[orig_patent_app_number] => 10768773 [rel_patent_id] =>[rel_patent_doc_number] =>)