
Dennis Albrecht
Examiner (ID: 10365)
| Most Active Art Unit | 1105 |
| Art Unit(s) | 1105, 1507, 1506, 1751 |
| Total Applications | 854 |
| Issued Applications | 641 |
| Pending Applications | 44 |
| Abandoned Applications | 169 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20631953
[patent_doc_number] => 20260096244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-02
[patent_title] => PREPARATION METHOD OF ELECTRODE GRID LINES, AND PHOTOVOLTAIC (PV) CELL
[patent_app_type] => utility
[patent_app_number] => 19/206122
[patent_app_country] => US
[patent_app_date] => 2025-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16370
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19206122
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/206122 | PREPARATION METHOD OF ELECTRODE GRID LINES, AND PHOTOVOLTAIC (PV) CELL | May 12, 2025 | Pending |
Array
(
[id] => 19531757
[patent_doc_number] => 20240355659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => METHOD FOR TRANSPORTING WAFERS
[patent_app_type] => utility
[patent_app_number] => 18/758239
[patent_app_country] => US
[patent_app_date] => 2024-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8512
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18758239
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/758239 | METHOD FOR TRANSPORTING WAFERS | Jun 27, 2024 | Pending |
Array
(
[id] => 19515935
[patent_doc_number] => 20240347621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => HIGH ELECTRON MOBILITY TRANSISTOR STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/755727
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3716
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755727
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/755727 | High electron mobility transistor structure and method of fabricating the same | Jun 26, 2024 | Issued |
Array
(
[id] => 19511865
[patent_doc_number] => 20240343551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH MOVABLE MEMBRANE
[patent_app_type] => utility
[patent_app_number] => 18/751695
[patent_app_country] => US
[patent_app_date] => 2024-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18751695
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/751695 | Semiconductor device structure with movable membrane | Jun 23, 2024 | Issued |
Array
(
[id] => 19470793
[patent_doc_number] => 20240324463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => PIEZOELECTRIC BIOSENSOR AND RELATED METHOD OF FORMATION
[patent_app_type] => utility
[patent_app_number] => 18/679537
[patent_app_country] => US
[patent_app_date] => 2024-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8289
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679537
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679537 | Piezoelectric biosensor and related method of formation | May 30, 2024 | Issued |
Array
(
[id] => 19349261
[patent_doc_number] => 20240258225
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => METHOD OF FORMING A MOLDED SUBSTRATE ELECTRONIC PACKAGE AND STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/632196
[patent_app_country] => US
[patent_app_date] => 2024-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18632196
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/632196 | METHOD OF FORMING A MOLDED SUBSTRATE ELECTRONIC PACKAGE AND STRUCTURE | Apr 9, 2024 | Pending |
Array
(
[id] => 20319185
[patent_doc_number] => 12457746
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/624721
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 28
[patent_no_of_words] => 9093
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624721
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624721 | Semiconductor device and method of manufacturing the same | Apr 1, 2024 | Issued |
Array
(
[id] => 19335575
[patent_doc_number] => 20240250005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => METAL CLIP ASSEMBLY, SEMICONDUCTOR DEVICE ASSEMBLY, METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE ASSEMBLY, AND APPLICATION OF SEMICONDUCTOR DEVICE ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 18/623048
[patent_app_country] => US
[patent_app_date] => 2024-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4974
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18623048
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/623048 | METAL CLIP ASSEMBLY, SEMICONDUCTOR DEVICE ASSEMBLY, METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE ASSEMBLY, AND APPLICATION OF SEMICONDUCTOR DEVICE ASSEMBLY | Mar 31, 2024 | Pending |
Array
(
[id] => 19305700
[patent_doc_number] => 20240234280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SUBSTRATE WITH SUPPORT AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/611641
[patent_app_country] => US
[patent_app_date] => 2024-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15784
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18611641
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/611641 | SUBSTRATE WITH SUPPORT AND SEMICONDUCTOR DEVICE | Mar 19, 2024 | Pending |
Array
(
[id] => 19888404
[patent_doc_number] => 12274154
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-08
[patent_title] => Ink droplet volume measuring apparatus and ink droplet volume measuring method using the same, and thin film layer forming apparatus using the measuring apparatus, and manufacturing method of display apparatus using the thin film layer forming apparatus
[patent_app_type] => utility
[patent_app_number] => 18/605154
[patent_app_country] => US
[patent_app_date] => 2024-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6006
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18605154
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/605154 | Ink droplet volume measuring apparatus and ink droplet volume measuring method using the same, and thin film layer forming apparatus using the measuring apparatus, and manufacturing method of display apparatus using the thin film layer forming apparatus | Mar 13, 2024 | Issued |
Array
(
[id] => 19335756
[patent_doc_number] => 20240250186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/598672
[patent_app_country] => US
[patent_app_date] => 2024-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18598672
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/598672 | Semiconductor device | Mar 6, 2024 | Issued |
Array
(
[id] => 19957398
[patent_doc_number] => 12327817
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => ASIC package with photonics and vertical power delivery
[patent_app_type] => utility
[patent_app_number] => 18/596076
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596076
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596076 | ASIC package with photonics and vertical power delivery | Mar 4, 2024 | Issued |
Array
(
[id] => 19255206
[patent_doc_number] => 20240206203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => DETECTION DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/591560
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10874
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591560
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/591560 | Detection device | Feb 28, 2024 | Issued |
Array
(
[id] => 19406876
[patent_doc_number] => 20240290387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => Memory Circuitry And Methods Used In Forming Memory Circuitry
[patent_app_type] => utility
[patent_app_number] => 18/584502
[patent_app_country] => US
[patent_app_date] => 2024-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18584502
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/584502 | Memory Circuitry And Methods Used In Forming Memory Circuitry | Feb 21, 2024 | Pending |
Array
(
[id] => 19484274
[patent_doc_number] => 20240332316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/582682
[patent_app_country] => US
[patent_app_date] => 2024-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10730
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18582682
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/582682 | DISPLAY DEVICE | Feb 20, 2024 | Pending |
Array
(
[id] => 19237424
[patent_doc_number] => 20240194619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/444742
[patent_app_country] => US
[patent_app_date] => 2024-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12616
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18444742
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/444742 | Package structure and manufacturing method thereof | Feb 17, 2024 | Issued |
Array
(
[id] => 20011285
[patent_doc_number] => 20250149507
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => SEMICONDUCTOR PACKAGE INCLUDING ENCAPSULATION LAYERS
[patent_app_type] => utility
[patent_app_number] => 18/444183
[patent_app_country] => US
[patent_app_date] => 2024-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18444183
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/444183 | SEMICONDUCTOR PACKAGE INCLUDING ENCAPSULATION LAYERS | Feb 15, 2024 | Pending |
Array
(
[id] => 19221650
[patent_doc_number] => 20240186354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => SOLID-STATE IMAGING ELEMENT AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/435461
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13587
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435461
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/435461 | Solid-state imaging element and electronic apparatus | Feb 6, 2024 | Issued |
Array
(
[id] => 19868349
[patent_doc_number] => 20250107135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => LATERAL-EXTENDED TRANSISTOR STRUCTURES FOR MINIMIZING SUBTHRESHOLD HUMP EFFECT
[patent_app_type] => utility
[patent_app_number] => 18/434993
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6631
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18434993
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/434993 | LATERAL-EXTENDED TRANSISTOR STRUCTURES FOR MINIMIZING SUBTHRESHOLD HUMP EFFECT | Feb 6, 2024 | Pending |
Array
(
[id] => 19760073
[patent_doc_number] => 20250048638
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => SEMICONDUCTOR DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/432459
[patent_app_country] => US
[patent_app_date] => 2024-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18432459
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/432459 | SEMICONDUCTOR DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME | Feb 4, 2024 | Pending |