
Deoram Persaud
Examiner (ID: 12323, Phone: (571)270-5476 , Office: P/2882 )
| Most Active Art Unit | 2882 |
| Art Unit(s) | 2882 |
| Total Applications | 891 |
| Issued Applications | 642 |
| Pending Applications | 83 |
| Abandoned Applications | 181 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17542732
[patent_doc_number] => 11307853
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Matrix multiplication device and operation method thereof
[patent_app_type] => utility
[patent_app_number] => 16/667900
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7325
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16667900
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/667900 | Matrix multiplication device and operation method thereof | Oct 28, 2019 | Issued |
Array
(
[id] => 15531265
[patent_doc_number] => 20200057938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => CONVOLUTION ACCELERATION AND COMPUTING PROCESSING METHOD AND APPARATUS, ELECTRONIC DEVICE, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 16/662493
[patent_app_country] => US
[patent_app_date] => 2019-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16272
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16662493
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/662493 | Convolution acceleration and computing processing method and apparatus, electronic device, and storage medium | Oct 23, 2019 | Issued |
Array
(
[id] => 19669162
[patent_doc_number] => 12181908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-31
[patent_title] => Photoelectric computing unit, photoelectric computing array, and photoelectric computing method
[patent_app_type] => utility
[patent_app_number] => 17/278567
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 42
[patent_no_of_words] => 42552
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17278567
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/278567 | Photoelectric computing unit, photoelectric computing array, and photoelectric computing method | Oct 15, 2019 | Issued |
Array
(
[id] => 18644596
[patent_doc_number] => 11768664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-26
[patent_title] => Processing unit with mixed precision operations
[patent_app_type] => utility
[patent_app_number] => 16/591031
[patent_app_country] => US
[patent_app_date] => 2019-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3783
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16591031
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/591031 | Processing unit with mixed precision operations | Oct 1, 2019 | Issued |
Array
(
[id] => 15804377
[patent_doc_number] => 20200125331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => ARITHMETIC PROCESSING DEVICE AND METHOD OF CONTROLLING ARITHMETIC PROCESSING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/590637
[patent_app_country] => US
[patent_app_date] => 2019-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10488
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16590637
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/590637 | Arithmetic processing device and method of controlling arithmetic processing device that enables suppression of size of device | Oct 1, 2019 | Issued |
Array
(
[id] => 16729669
[patent_doc_number] => 20210096816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => COMPUTATION UNITS FOR FUNCTIONS BASED ON LOOKUP TABLES
[patent_app_type] => utility
[patent_app_number] => 16/590058
[patent_app_country] => US
[patent_app_date] => 2019-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8383
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16590058
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/590058 | Computation units for functions based on lookup tables | Sep 30, 2019 | Issued |
Array
(
[id] => 15368163
[patent_doc_number] => 20200019846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => LSTM CIRCUIT WITH SELECTIVE INPUT COMPUTATION
[patent_app_type] => utility
[patent_app_number] => 16/583201
[patent_app_country] => US
[patent_app_date] => 2019-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3490
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16583201
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/583201 | LSTM circuit with selective input computation | Sep 24, 2019 | Issued |
Array
(
[id] => 16292047
[patent_doc_number] => 10768897
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Arithmetic logic unit for single-cycle fusion operations
[patent_app_type] => utility
[patent_app_number] => 16/577736
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 13964
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16577736
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/577736 | Arithmetic logic unit for single-cycle fusion operations | Sep 19, 2019 | Issued |
Array
(
[id] => 16714518
[patent_doc_number] => 20210081665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => MEASURING SIMILARITY OF NUMERIC CONCEPT VALUES WITHIN A CORPUS
[patent_app_type] => utility
[patent_app_number] => 16/573164
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16573164
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/573164 | MEASURING SIMILARITY OF NUMERIC CONCEPT VALUES WITHIN A CORPUS | Sep 16, 2019 | Abandoned |
Array
(
[id] => 15952663
[patent_doc_number] => 10664236
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Processing with compact arithmetic processing element
[patent_app_type] => utility
[patent_app_number] => 16/571871
[patent_app_country] => US
[patent_app_date] => 2019-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 16813
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16571871
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/571871 | Processing with compact arithmetic processing element | Sep 15, 2019 | Issued |
Array
(
[id] => 17365152
[patent_doc_number] => 11232174
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-01-25
[patent_title] => SAT solver based on interpretation and truth table analysis
[patent_app_type] => utility
[patent_app_number] => 16/568797
[patent_app_country] => US
[patent_app_date] => 2019-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 10064
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16568797
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/568797 | SAT solver based on interpretation and truth table analysis | Sep 11, 2019 | Issued |
Array
(
[id] => 18030609
[patent_doc_number] => 11513797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-29
[patent_title] => Systems and methods for analog vector by matrix multiplier
[patent_app_type] => utility
[patent_app_number] => 16/569505
[patent_app_country] => US
[patent_app_date] => 2019-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8764
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16569505
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/569505 | Systems and methods for analog vector by matrix multiplier | Sep 11, 2019 | Issued |
Array
(
[id] => 15953701
[patent_doc_number] => 10664762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Cost function deformation in quantum approximate optimization
[patent_app_type] => utility
[patent_app_number] => 16/566400
[patent_app_country] => US
[patent_app_date] => 2019-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11960
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16566400
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/566400 | Cost function deformation in quantum approximate optimization | Sep 9, 2019 | Issued |
Array
(
[id] => 15743803
[patent_doc_number] => 20200110790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => OPTIMIZATION DEVICE AND METHOD OF CONTROLLING OPTIMIZATION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/564788
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11001
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 351
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564788
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564788 | Optimization device and method of controlling optimization device | Sep 8, 2019 | Issued |
Array
(
[id] => 16690477
[patent_doc_number] => 20210072955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => PROGRAMMABLE CONVERSION HARDWARE
[patent_app_type] => utility
[patent_app_number] => 16/562979
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28106
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16562979
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/562979 | Conversion hardware mechanism | Sep 5, 2019 | Issued |
Array
(
[id] => 17253126
[patent_doc_number] => 11188618
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => Sparse matrix multiplication acceleration mechanism
[patent_app_type] => utility
[patent_app_number] => 16/561715
[patent_app_country] => US
[patent_app_date] => 2019-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 42
[patent_no_of_words] => 28293
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16561715
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/561715 | Sparse matrix multiplication acceleration mechanism | Sep 4, 2019 | Issued |
Array
(
[id] => 15981567
[patent_doc_number] => 10671110
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Power series truncation using constant tables for function interpolation in transcendental functions
[patent_app_type] => utility
[patent_app_number] => 16/560245
[patent_app_country] => US
[patent_app_date] => 2019-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 10737
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 541
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16560245
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/560245 | Power series truncation using constant tables for function interpolation in transcendental functions | Sep 3, 2019 | Issued |
Array
(
[id] => 16416503
[patent_doc_number] => 10824394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-03
[patent_title] => Concurrent multi-bit adder
[patent_app_type] => utility
[patent_app_number] => 16/554730
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4992
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16554730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/554730 | Concurrent multi-bit adder | Aug 28, 2019 | Issued |
Array
(
[id] => 16675922
[patent_doc_number] => 20210064688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => COMPUTE OPTIMIZATION
[patent_app_type] => utility
[patent_app_number] => 16/552548
[patent_app_country] => US
[patent_app_date] => 2019-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6450
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16552548
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/552548 | Data processing method and system for performing convolutions | Aug 26, 2019 | Issued |
Array
(
[id] => 15257633
[patent_doc_number] => 20190377550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => ROUND FOR REROUND MODE IN A DECIMAL FLOATING POINT INSTRUCTION
[patent_app_type] => utility
[patent_app_number] => 16/550257
[patent_app_country] => US
[patent_app_date] => 2019-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16550257
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/550257 | Round for reround mode in a decimal floating point instruction | Aug 24, 2019 | Issued |