Deven M. Collins

Array ( [id] => 4138951 [patent_doc_number] => 06060340 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Packing method of semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/116487 [patent_app_country] => US [patent_app_date] => 1998-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 14 [patent_no_of_words] => 1217 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/060/06060340.pdf [firstpage_image] =>[orig_patent_app_number] => 116487 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4154950 [patent_doc_number] => 06114192 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Method of manufacturing a semiconductor device having a ball grid array package structure using a supporting frame' [patent_app_type] => 1 [patent_app_number] => 9/114997 [patent_app_country] => US [patent_app_date] => 1998-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 93 [patent_no_of_words] => 9667 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/114/06114192.pdf [firstpage_image] =>[orig_patent_app_number] => 114997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4101219 [patent_doc_number] => 06100113 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-08 [patent_title] => 'Very thin multi-chip-package and method of mass producing the same' [patent_app_type] => 1 [patent_app_number] => 9/114314 [patent_app_country] => US [patent_app_date] => 1998-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 2532 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/100/06100113.pdf [firstpage_image] =>[orig_patent_app_number] => 114314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944163 [patent_doc_number] => 05976975 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Refractory metal capped low resistivity metal conductor lines and vias' [patent_app_type] => 1 [patent_app_number] => 9/113917 [patent_app_country] => US [patent_app_date] => 1998-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 24 [patent_no_of_words] => 6666 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/976/05976975.pdf [firstpage_image] =>[orig_patent_app_number] => 113917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4138912 [patent_doc_number] => 06060337 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Photoreflective detector including a light emitting element and a light receiving element located at different distances from an object reflecting light from the emitting element' [patent_app_type] => 1 [patent_app_number] => 9/112207 [patent_app_country] => US [patent_app_date] => 1998-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 71 [patent_no_of_words] => 11979 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/060/06060337.pdf [firstpage_image] =>[orig_patent_app_number] => 112207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4286488 [patent_doc_number] => 06268238 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-31 [patent_title] => 'Three dimensional package and architecture for high performance computer' [patent_app_type] => 1 [patent_app_number] => 9/111507 [patent_app_country] => US [patent_app_date] => 1998-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 23 [patent_no_of_words] => 3837 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/268/06268238.pdf [firstpage_image] =>[orig_patent_app_number] => 111507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4155633 [patent_doc_number] => 06114239 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Electronic circuit bonding interconnect component and flip chip interconnect bond' [patent_app_type] => 1 [patent_app_number] => 9/111921 [patent_app_country] => US [patent_app_date] => 1998-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1395 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/114/06114239.pdf [firstpage_image] =>[orig_patent_app_number] => 111921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4265676 [patent_doc_number] => 06259123 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'High voltage power MOS device' [patent_app_type] => 1 [patent_app_number] => 9/111151 [patent_app_country] => US [patent_app_date] => 1998-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2890 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259123.pdf [firstpage_image] =>[orig_patent_app_number] => 111151 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3896281 [patent_doc_number] => 05897341 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'Diffusion bonded interconnect' [patent_app_type] => 1 [patent_app_number] => 9/109655 [patent_app_country] => US [patent_app_date] => 1998-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 3616 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/897/05897341.pdf [firstpage_image] =>[orig_patent_app_number] => 109655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4172837 [patent_doc_number] => 06083819 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Method and assembly for providing improved underchip encapsulation' [patent_app_type] => 1 [patent_app_number] => 9/105749 [patent_app_country] => US [patent_app_date] => 1998-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1756 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/083/06083819.pdf [firstpage_image] =>[orig_patent_app_number] => 105749 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4236543 [patent_doc_number] => 06090634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Failure analysis apparatus of semiconductor integrated circuits and method thereof' [patent_app_type] => 1 [patent_app_number] => 9/104877 [patent_app_country] => US [patent_app_date] => 1998-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 4004 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/090/06090634.pdf [firstpage_image] =>[orig_patent_app_number] => 104877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4030762 [patent_doc_number] => 05963793 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Microelectronic packaging using arched solder columns' [patent_app_type] => 1 [patent_app_number] => 9/096754 [patent_app_country] => US [patent_app_date] => 1998-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 4353 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963793.pdf [firstpage_image] =>[orig_patent_app_number] => 096754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993412 [patent_doc_number] => 05985699 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Method for designing semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 9/093757 [patent_app_country] => US [patent_app_date] => 1998-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 2039 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/985/05985699.pdf [firstpage_image] =>[orig_patent_app_number] => 093757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4405537 [patent_doc_number] => 06171888 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Multi-layer tab tape having distinct signal, power and ground planes, semiconductor device assembly employing same, apparatus for and method of assembling same' [patent_app_type] => 1 [patent_app_number] => 9/093437 [patent_app_country] => US [patent_app_date] => 1998-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 21 [patent_no_of_words] => 13547 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/171/06171888.pdf [firstpage_image] =>[orig_patent_app_number] => 093437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4107206 [patent_doc_number] => 06057180 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-02 [patent_title] => 'Method of severing electrically conductive links with ultraviolet laser output' [patent_app_type] => 1 [patent_app_number] => 9/092490 [patent_app_country] => US [patent_app_date] => 1998-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 4592 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/057/06057180.pdf [firstpage_image] =>[orig_patent_app_number] => 092490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4419848 [patent_doc_number] => 06225143 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Flip-chip integrated circuit routing to I/O devices' [patent_app_type] => 1 [patent_app_number] => 9/089703 [patent_app_country] => US [patent_app_date] => 1998-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 7852 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/225/06225143.pdf [firstpage_image] =>[orig_patent_app_number] => 089703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4215032 [patent_doc_number] => 06110823 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Method of modifying the thickness of a plating on a member by creating a temperature gradient on the member, applications for employing such a method, and structures resulting from such a method' [patent_app_type] => 1 [patent_app_number] => 9/089817 [patent_app_country] => US [patent_app_date] => 1998-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 60 [patent_figures_cnt] => 174 [patent_no_of_words] => 79621 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/110/06110823.pdf [firstpage_image] =>[orig_patent_app_number] => 089817 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4185258 [patent_doc_number] => 06093583 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Semiconductor component and method of manufacture' [patent_app_type] => 1 [patent_app_number] => 9/087990 [patent_app_country] => US [patent_app_date] => 1998-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4212 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093583.pdf [firstpage_image] =>[orig_patent_app_number] => 087990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4410847 [patent_doc_number] => 06271576 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Laser synthesized ceramic sensors and method for making' [patent_app_type] => 1 [patent_app_number] => 9/088044 [patent_app_country] => US [patent_app_date] => 1998-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 4948 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271576.pdf [firstpage_image] =>[orig_patent_app_number] => 088044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4016093 [patent_doc_number] => 05923958 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Method for semiconductor chip packaging' [patent_app_type] => 1 [patent_app_number] => 9/085450 [patent_app_country] => US [patent_app_date] => 1998-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1008 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923958.pdf [firstpage_image] =>[orig_patent_app_number] => 085450 [rel_patent_id] =>[rel_patent_doc_number] =>)