Devon C. Kramer

Array ( [id] => 6427264 [patent_doc_number] => 20020175360 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Memory module having a memory cell and method for fabricating the memory module' [patent_app_type] => new [patent_app_number] => 10/156536 [patent_app_country] => US [patent_app_date] => 2002-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5667 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20020175360.pdf [firstpage_image] =>[orig_patent_app_number] => 10156536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6820048 [patent_doc_number] => 20030218209 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-27 [patent_title] => 'Microwave field effect transistor structure' [patent_app_type] => new [patent_app_number] => 10/156605 [patent_app_country] => US [patent_app_date] => 2002-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6567 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 342 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20030218209.pdf [firstpage_image] =>[orig_patent_app_number] => 10156605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6764093 [patent_doc_number] => 20030098491 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-29 [patent_title] => 'Semiconductor device with trench isolation and fabrication method thereof' [patent_app_type] => new [patent_app_number] => 10/153625 [patent_app_country] => US [patent_app_date] => 2002-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 5994 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20030098491.pdf [firstpage_image] =>[orig_patent_app_number] => 10153625 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1144596 [patent_doc_number] => 06777748 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-17 [patent_title] => 'Bi-directional semiconductor component' [patent_app_type] => B1 [patent_app_number] => 10/031526 [patent_app_country] => US [patent_app_date] => 2002-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2310 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/777/06777748.pdf [firstpage_image] =>[orig_patent_app_number] => 10031526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6662134 [patent_doc_number] => 20030201460 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-30 [patent_title] => 'Semiconductor layer' [patent_app_type] => new [patent_app_number] => 10/135225 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2415 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 16 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20030201460.pdf [firstpage_image] =>[orig_patent_app_number] => 10135225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6535602 [patent_doc_number] => 20020163026 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-07 [patent_title] => 'Capacitor and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/131475 [patent_app_country] => US [patent_app_date] => 2002-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4388 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20020163026.pdf [firstpage_image] =>[orig_patent_app_number] => 10131475 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1256055 [patent_doc_number] => 06667205 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-23 [patent_title] => 'Method of forming retrograde n-well and p-well' [patent_app_type] => B2 [patent_app_number] => 10/063406 [patent_app_country] => US [patent_app_date] => 2002-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1973 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/667/06667205.pdf [firstpage_image] =>[orig_patent_app_number] => 10063406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6662188 [patent_doc_number] => 20030201514 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-30 [patent_title] => 'MOS antifuse with low post-program resistance' [patent_app_type] => new [patent_app_number] => 10/063376 [patent_app_country] => US [patent_app_date] => 2002-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4167 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20030201514.pdf [firstpage_image] =>[orig_patent_app_number] => 10063376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1159490 [patent_doc_number] => 06762458 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-13 [patent_title] => 'High voltage transistor and method for fabricating the same' [patent_app_type] => B2 [patent_app_number] => 10/118965 [patent_app_country] => US [patent_app_date] => 2002-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 2721 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/762/06762458.pdf [firstpage_image] =>[orig_patent_app_number] => 10118965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1108941 [patent_doc_number] => 06809375 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-10-26 [patent_title] => 'Semiconductor device having shallow trenches and method for manufacturing the same' [patent_app_type] => B2 [patent_app_number] => 10/112056 [patent_app_country] => US [patent_app_date] => 2002-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 53 [patent_no_of_words] => 10243 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/809/06809375.pdf [firstpage_image] =>[orig_patent_app_number] => 10112056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6507069 [patent_doc_number] => 20020135060 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-26 [patent_title] => 'Transistor and power amplifier with improved bandwidth' [patent_app_type] => new [patent_app_number] => 10/100066 [patent_app_country] => US [patent_app_date] => 2002-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1328 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20020135060.pdf [firstpage_image] =>[orig_patent_app_number] => 10100066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1009720 [patent_doc_number] => 06900482 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-31 [patent_title] => 'Semiconductor device having divided active regions with comb-teeth electrodes thereon' [patent_app_type] => utility [patent_app_number] => 10/096856 [patent_app_country] => US [patent_app_date] => 2002-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2599 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/900/06900482.pdf [firstpage_image] =>[orig_patent_app_number] => 10096856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6123365 [patent_doc_number] => 20020074585 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-20 [patent_title] => 'Self-aligned power MOSFET with enhanced base region' [patent_app_type] => new [patent_app_number] => 10/080871 [patent_app_country] => US [patent_app_date] => 2002-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8000 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0074/20020074585.pdf [firstpage_image] =>[orig_patent_app_number] => 10080871 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1229947 [patent_doc_number] => 06696729 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-24 [patent_title] => 'Semiconductor device having diffusion regions with different junction depths' [patent_app_type] => B2 [patent_app_number] => 10/075236 [patent_app_country] => US [patent_app_date] => 2002-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2760 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/696/06696729.pdf [firstpage_image] =>[orig_patent_app_number] => 10075236 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 959025 [patent_doc_number] => 06953971 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-10-11 [patent_title] => 'Device for adjusting circuits before encapsulation' [patent_app_type] => utility [patent_app_number] => 10/467706 [patent_app_country] => US [patent_app_date] => 2002-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2863 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/953/06953971.pdf [firstpage_image] =>[orig_patent_app_number] => 10467706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6384872 [patent_doc_number] => 20020179945 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Power semiconductor device' [patent_app_type] => new [patent_app_number] => 10/067746 [patent_app_country] => US [patent_app_date] => 2002-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5257 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20020179945.pdf [firstpage_image] =>[orig_patent_app_number] => 10067746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6506388 [patent_doc_number] => 20020135003 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-26 [patent_title] => 'Semiconductor device, memory system and electronic apparatus' [patent_app_type] => new [patent_app_number] => 10/072316 [patent_app_country] => US [patent_app_date] => 2002-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8475 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20020135003.pdf [firstpage_image] =>[orig_patent_app_number] => 10072316 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6841117 [patent_doc_number] => 20030146464 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-08-07 [patent_title] => 'Stiction alleviation using passivation layer patterning' [patent_app_type] => new [patent_app_number] => 10/072656 [patent_app_country] => US [patent_app_date] => 2002-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 2986 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20030146464.pdf [firstpage_image] =>[orig_patent_app_number] => 10072656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6841130 [patent_doc_number] => 20030146477 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-08-07 [patent_title] => 'Method of fabricating complementary self-aligned bipolar transistors' [patent_app_type] => new [patent_app_number] => 10/061475 [patent_app_country] => US [patent_app_date] => 2002-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7582 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20030146477.pdf [firstpage_image] =>[orig_patent_app_number] => 10061475 [rel_patent_id] =>[rel_patent_doc_number] =>)