Devon C. Kramer

Array ( [id] => 6123590 [patent_doc_number] => 20020074664 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-20 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 09/915145 [patent_app_country] => US [patent_app_date] => 2001-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2583 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0074/20020074664.pdf [firstpage_image] =>[orig_patent_app_number] => 09915145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6060332 [patent_doc_number] => 20020030237 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-14 [patent_title] => 'Power semiconductor switching element' [patent_app_type] => new [patent_app_number] => 09/892545 [patent_app_country] => US [patent_app_date] => 2001-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 10394 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20020030237.pdf [firstpage_image] =>[orig_patent_app_number] => 09892545 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1346923 [patent_doc_number] => 06586782 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-01 [patent_title] => 'Transistor layout having a heat dissipative emitter' [patent_app_type] => B1 [patent_app_number] => 09/861921 [patent_app_country] => US [patent_app_date] => 2001-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 46 [patent_no_of_words] => 12496 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/586/06586782.pdf [firstpage_image] =>[orig_patent_app_number] => 09861921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6444389 [patent_doc_number] => 20020149047 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-17 [patent_title] => 'TTO nitride liner for improved collar protection and TTO reliability' [patent_app_type] => new [patent_app_number] => 09/832605 [patent_app_country] => US [patent_app_date] => 2001-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3577 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0149/20020149047.pdf [firstpage_image] =>[orig_patent_app_number] => 09832605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7625151 [patent_doc_number] => 06724019 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-20 [patent_title] => 'Multi-layered, single crystal field effect transistor' [patent_app_type] => B2 [patent_app_number] => 09/824225 [patent_app_country] => US [patent_app_date] => 2001-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 90 [patent_no_of_words] => 18501 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/724/06724019.pdf [firstpage_image] =>[orig_patent_app_number] => 09824225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6334094 [patent_doc_number] => 20020033487 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-21 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 09/813985 [patent_app_country] => US [patent_app_date] => 2001-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4758 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20020033487.pdf [firstpage_image] =>[orig_patent_app_number] => 09813985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1518747 [patent_doc_number] => 06501099 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-12-31 [patent_title] => 'Modified-anode gate turn-off thyristor' [patent_app_type] => B2 [patent_app_number] => 09/798585 [patent_app_country] => US [patent_app_date] => 2001-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 3492 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/501/06501099.pdf [firstpage_image] =>[orig_patent_app_number] => 09798585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6170059 [patent_doc_number] => 20020153530 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-24 [patent_title] => 'Thyristor switch for microwave signals' [patent_app_type] => new [patent_app_number] => 09/788296 [patent_app_country] => US [patent_app_date] => 2001-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 10927 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20020153530.pdf [firstpage_image] =>[orig_patent_app_number] => 09788296 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6522161 [patent_doc_number] => 20020109169 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-15 [patent_title] => 'Capacitor of a DRAM having a wall protection structure' [patent_app_type] => new [patent_app_number] => 09/783866 [patent_app_country] => US [patent_app_date] => 2001-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1479 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20020109169.pdf [firstpage_image] =>[orig_patent_app_number] => 09783866 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645254 [patent_doc_number] => 06472718 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-10-29 [patent_title] => 'Semiconductor device' [patent_app_type] => B2 [patent_app_number] => 09/781629 [patent_app_country] => US [patent_app_date] => 2001-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2999 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/472/06472718.pdf [firstpage_image] =>[orig_patent_app_number] => 09781629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1403199 [patent_doc_number] => 06541801 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-01 [patent_title] => 'Triac with a holding voltage that is greater than the dc bias voltages that are on the to-be-protected nodes' [patent_app_type] => B1 [patent_app_number] => 09/782389 [patent_app_country] => US [patent_app_date] => 2001-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 6251 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 287 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/541/06541801.pdf [firstpage_image] =>[orig_patent_app_number] => 09782389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7625128 [patent_doc_number] => 06724042 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-20 [patent_title] => 'Super-junction semiconductor device' [patent_app_type] => B2 [patent_app_number] => 09/781066 [patent_app_country] => US [patent_app_date] => 2001-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 41 [patent_no_of_words] => 20552 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/724/06724042.pdf [firstpage_image] =>[orig_patent_app_number] => 09781066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1018607 [patent_doc_number] => 06891206 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-10 [patent_title] => 'Lateral thyristor structure for protection against electrostatic discharge' [patent_app_type] => utility [patent_app_number] => 09/780976 [patent_app_country] => US [patent_app_date] => 2001-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3807 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/891/06891206.pdf [firstpage_image] =>[orig_patent_app_number] => 09780976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5981940 [patent_doc_number] => 20020096709 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-25 [patent_title] => 'Semiconductor switching device and method' [patent_app_type] => new [patent_app_number] => 09/766966 [patent_app_country] => US [patent_app_date] => 2001-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3400 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20020096709.pdf [firstpage_image] =>[orig_patent_app_number] => 09766966 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6506449 [patent_doc_number] => 20020135008 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-26 [patent_title] => 'Vertical semiconductor component with source-down design and corresponding fabrication method' [patent_app_type] => new [patent_app_number] => 09/768015 [patent_app_country] => US [patent_app_date] => 2001-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1683 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20020135008.pdf [firstpage_image] =>[orig_patent_app_number] => 09768015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6300398 [patent_doc_number] => 20020093033 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-18 [patent_title] => 'Non-uniform power semiconductor and method for making' [patent_app_type] => new [patent_app_number] => 09/764545 [patent_app_country] => US [patent_app_date] => 2001-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5388 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0093/20020093033.pdf [firstpage_image] =>[orig_patent_app_number] => 09764545 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1060090 [patent_doc_number] => 06853034 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-08 [patent_title] => 'Semiconductor device exhibiting a high breakdown voltage and the method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 09/756686 [patent_app_country] => US [patent_app_date] => 2001-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 36 [patent_no_of_words] => 10799 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 241 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/853/06853034.pdf [firstpage_image] =>[orig_patent_app_number] => 09756686 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1395535 [patent_doc_number] => 06548851 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-15 [patent_title] => 'Semiconductor memory device with increased level of integration' [patent_app_type] => B2 [patent_app_number] => 09/755086 [patent_app_country] => US [patent_app_date] => 2001-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2422 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/548/06548851.pdf [firstpage_image] =>[orig_patent_app_number] => 09755086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1522266 [patent_doc_number] => 06414361 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-07-02 [patent_title] => 'Buried shallow trench isolation and method for forming the same' [patent_app_type] => B2 [patent_app_number] => 09/754145 [patent_app_country] => US [patent_app_date] => 2001-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2902 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414361.pdf [firstpage_image] =>[orig_patent_app_number] => 09754145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6571568 [patent_doc_number] => 20020084497 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-04 [patent_title] => 'Composite transistor having a slew-rate control' [patent_app_type] => new [patent_app_number] => 09/754156 [patent_app_country] => US [patent_app_date] => 2001-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2367 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0084/20020084497.pdf [firstpage_image] =>[orig_patent_app_number] => 09754156 [rel_patent_id] =>[rel_patent_doc_number] =>)