Devon C. Kramer

Array ( [id] => 4423608 [patent_doc_number] => 06177704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Semiconductor device containing a lateral MOS transistor' [patent_app_type] => 1 [patent_app_number] => 9/160594 [patent_app_country] => US [patent_app_date] => 1998-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 28 [patent_no_of_words] => 7896 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/177/06177704.pdf [firstpage_image] =>[orig_patent_app_number] => 160594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7076916 [patent_doc_number] => 20010040260 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-15 [patent_title] => 'HIGH-RESISTANCE LOAD SRAM' [patent_app_type] => new [patent_app_number] => 09/160796 [patent_app_country] => US [patent_app_date] => 1998-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2617 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20010040260.pdf [firstpage_image] =>[orig_patent_app_number] => 09160796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4243900 [patent_doc_number] => 06081013 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Semiconductor device having a reduced distance between the input resistor and the internal circuit' [patent_app_type] => 1 [patent_app_number] => 9/159788 [patent_app_country] => US [patent_app_date] => 1998-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 2932 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/081/06081013.pdf [firstpage_image] =>[orig_patent_app_number] => 159788 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1486745 [patent_doc_number] => 06365943 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'High density integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/157644 [patent_app_country] => US [patent_app_date] => 1998-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 4806 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 274 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/365/06365943.pdf [firstpage_image] =>[orig_patent_app_number] => 09157644 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4294044 [patent_doc_number] => 06211549 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'High breakdown voltage semiconductor device including first and second semiconductor elements' [patent_app_type] => 1 [patent_app_number] => 9/153295 [patent_app_country] => US [patent_app_date] => 1998-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 26 [patent_no_of_words] => 6593 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 325 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/211/06211549.pdf [firstpage_image] =>[orig_patent_app_number] => 153295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1522246 [patent_doc_number] => 06414352 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-07-02 [patent_title] => 'Semiconductor device having an electronically insulating layer including a nitride layer' [patent_app_type] => B2 [patent_app_number] => 09/150936 [patent_app_country] => US [patent_app_date] => 1998-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 21 [patent_no_of_words] => 3033 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414352.pdf [firstpage_image] =>[orig_patent_app_number] => 09150936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4242588 [patent_doc_number] => 06144071 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Ultrathin silicon nitride containing sidewall spacers for improved transistor performance' [patent_app_type] => 1 [patent_app_number] => 9/146294 [patent_app_country] => US [patent_app_date] => 1998-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 26 [patent_no_of_words] => 7778 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144071.pdf [firstpage_image] =>[orig_patent_app_number] => 146294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366367 [patent_doc_number] => 06255709 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Color-selective SI detector array' [patent_app_type] => 1 [patent_app_number] => 9/142295 [patent_app_country] => US [patent_app_date] => 1998-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1781 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255709.pdf [firstpage_image] =>[orig_patent_app_number] => 142295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4242576 [patent_doc_number] => 06144070 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'High breakdown-voltage transistor with electrostatic discharge protection' [patent_app_type] => 1 [patent_app_number] => 9/141496 [patent_app_country] => US [patent_app_date] => 1998-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2634 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144070.pdf [firstpage_image] =>[orig_patent_app_number] => 141496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4276782 [patent_doc_number] => 06246076 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Layered dielectric on silicon carbide semiconductor structures' [patent_app_type] => 1 [patent_app_number] => 9/141795 [patent_app_country] => US [patent_app_date] => 1998-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 6852 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/246/06246076.pdf [firstpage_image] =>[orig_patent_app_number] => 141795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4190677 [patent_doc_number] => 06160303 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Monolithic inductor with guard rings' [patent_app_type] => 1 [patent_app_number] => 9/140255 [patent_app_country] => US [patent_app_date] => 1998-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2192 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/160/06160303.pdf [firstpage_image] =>[orig_patent_app_number] => 140255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3950387 [patent_doc_number] => 05990539 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Transistor component having an integrated emitter resistor' [patent_app_type] => 1 [patent_app_number] => 9/129376 [patent_app_country] => US [patent_app_date] => 1998-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1967 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/990/05990539.pdf [firstpage_image] =>[orig_patent_app_number] => 129376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4297124 [patent_doc_number] => 06236071 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Transistor having a novel layout and an emitter having more than one feed point' [patent_app_type] => 1 [patent_app_number] => 9/126301 [patent_app_country] => US [patent_app_date] => 1998-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 44 [patent_figures_cnt] => 48 [patent_no_of_words] => 7658 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236071.pdf [firstpage_image] =>[orig_patent_app_number] => 126301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4410691 [patent_doc_number] => 06271563 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'MOS transistor with high-K spacer designed for ultra-large-scale integration' [patent_app_type] => 1 [patent_app_number] => 9/122815 [patent_app_country] => US [patent_app_date] => 1998-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2365 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271563.pdf [firstpage_image] =>[orig_patent_app_number] => 122815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5997057 [patent_doc_number] => 20020027227 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-07 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE HAVING A TRENCH AND A GATE ELECTRODE VERTICALLY FORMED ON A WALL OF THE TRENCH' [patent_app_type] => new [patent_app_number] => 09/120116 [patent_app_country] => US [patent_app_date] => 1998-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 9129 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20020027227.pdf [firstpage_image] =>[orig_patent_app_number] => 09120116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4187498 [patent_doc_number] => 06020643 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Semiconductor memory device having contact holes of differing structure' [patent_app_type] => 1 [patent_app_number] => 9/115228 [patent_app_country] => US [patent_app_date] => 1998-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 28 [patent_no_of_words] => 7191 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/020/06020643.pdf [firstpage_image] =>[orig_patent_app_number] => 115228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4318246 [patent_doc_number] => 06316835 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Method for forming zig-zag bordered openings in semiconductor structures and structures formed' [patent_app_type] => 1 [patent_app_number] => 9/113625 [patent_app_country] => US [patent_app_date] => 1998-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 2995 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316835.pdf [firstpage_image] =>[orig_patent_app_number] => 113625 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1550951 [patent_doc_number] => 06346737 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-12 [patent_title] => 'Shallow trench isolation process particularly suited for high voltage circuits' [patent_app_type] => B1 [patent_app_number] => 09/109755 [patent_app_country] => US [patent_app_date] => 1998-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3132 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/346/06346737.pdf [firstpage_image] =>[orig_patent_app_number] => 09109755 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1448053 [patent_doc_number] => 06369420 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-09 [patent_title] => 'Method of self-aligning a floating gate to a control gate and to an isolation in an electrically erasable and programmable memory cell, and a cell made thereby' [patent_app_type] => B1 [patent_app_number] => 09/110115 [patent_app_country] => US [patent_app_date] => 1998-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 25 [patent_no_of_words] => 2778 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/369/06369420.pdf [firstpage_image] =>[orig_patent_app_number] => 09110115 [rel_patent_id] =>[rel_patent_doc_number] =>)