Dhaval V. Patel

Array ( [id] => 4100398 [patent_doc_number] => 06055641 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Computer interface architecture having a power saving function' [patent_app_type] => 1 [patent_app_number] => 8/958527 [patent_app_country] => US [patent_app_date] => 1997-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 9499 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 253 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/055/06055641.pdf [firstpage_image] =>[orig_patent_app_number] => 958527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4009744 [patent_doc_number] => 05923537 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Power-on protective structure for expansion cards of portable computers or the like' [patent_app_type] => 1 [patent_app_number] => 8/950906 [patent_app_country] => US [patent_app_date] => 1997-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1819 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923537.pdf [firstpage_image] =>[orig_patent_app_number] => 950906 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4160841 [patent_doc_number] => 06061788 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'System and method for intelligent and reliable booting' [patent_app_type] => 1 [patent_app_number] => 8/944628 [patent_app_country] => US [patent_app_date] => 1997-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5042 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/061/06061788.pdf [firstpage_image] =>[orig_patent_app_number] => 944628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4334849 [patent_doc_number] => 06243773 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Configuration management system for hot adding and hot replacing devices' [patent_app_type] => 1 [patent_app_number] => 8/942408 [patent_app_country] => US [patent_app_date] => 1997-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6249 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/243/06243773.pdf [firstpage_image] =>[orig_patent_app_number] => 942408 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4291942 [patent_doc_number] => 06247080 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Method for the hot add of devices' [patent_app_type] => 1 [patent_app_number] => 8/942306 [patent_app_country] => US [patent_app_date] => 1997-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 11388 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/247/06247080.pdf [firstpage_image] =>[orig_patent_app_number] => 942306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4021674 [patent_doc_number] => 05987551 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Attachment or integration of a BIOS device into a computer system using local bus' [patent_app_type] => 1 [patent_app_number] => 8/940214 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2769 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/987/05987551.pdf [firstpage_image] =>[orig_patent_app_number] => 940214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4063588 [patent_doc_number] => 05964856 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-12 [patent_title] => 'Mechanism for data strobe pre-driving during master changeover on a parallel bus' [patent_app_type] => 1 [patent_app_number] => 8/940050 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5663 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/964/05964856.pdf [firstpage_image] =>[orig_patent_app_number] => 940050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3932663 [patent_doc_number] => 06003103 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'Method for attachment or integration of a bios device into a computer system using a local bus' [patent_app_type] => 1 [patent_app_number] => 8/940215 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2769 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/003/06003103.pdf [firstpage_image] =>[orig_patent_app_number] => 940215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4374552 [patent_doc_number] => 06170033 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-02 [patent_title] => 'Forwarding causes of non-maskable interrupts to the interrupt handler' [patent_app_type] => 1 [patent_app_number] => 8/940232 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2198 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/170/06170033.pdf [firstpage_image] =>[orig_patent_app_number] => 940232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4133463 [patent_doc_number] => 06047378 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-04 [patent_title] => 'Wake multiple over LAN' [patent_app_type] => 1 [patent_app_number] => 8/940106 [patent_app_country] => US [patent_app_date] => 1997-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3492 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/047/06047378.pdf [firstpage_image] =>[orig_patent_app_number] => 940106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3940936 [patent_doc_number] => 05934941 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-10 [patent_title] => 'Card bus connector and a method of mounting the same on an associated printed circuit board' [patent_app_type] => 1 [patent_app_number] => 8/937114 [patent_app_country] => US [patent_app_date] => 1997-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 16 [patent_no_of_words] => 2008 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/934/05934941.pdf [firstpage_image] =>[orig_patent_app_number] => 937114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1339683 [patent_doc_number] => 06601178 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'System power management partitioned across a serial bus' [patent_app_type] => B1 [patent_app_number] => 08/929153 [patent_app_country] => US [patent_app_date] => 1997-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 5039 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/601/06601178.pdf [firstpage_image] =>[orig_patent_app_number] => 08929153 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3924069 [patent_doc_number] => 05938765 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'System and method for initializing a multinode multiprocessor computer system' [patent_app_type] => 1 [patent_app_number] => 8/924038 [patent_app_country] => US [patent_app_date] => 1997-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5657 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/938/05938765.pdf [firstpage_image] =>[orig_patent_app_number] => 924038 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4252723 [patent_doc_number] => 06076161 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-13 [patent_title] => 'Microcontroller mode selection system and method upon reset' [patent_app_type] => 1 [patent_app_number] => 8/918020 [patent_app_country] => US [patent_app_date] => 1997-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4107 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/076/06076161.pdf [firstpage_image] =>[orig_patent_app_number] => 918020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3962056 [patent_doc_number] => 05982985 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'Computer monitoring unit and power window system' [patent_app_type] => 1 [patent_app_number] => 8/915670 [patent_app_country] => US [patent_app_date] => 1997-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3208 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/982/05982985.pdf [firstpage_image] =>[orig_patent_app_number] => 915670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4195330 [patent_doc_number] => 06085317 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Reconfigurable computer architecture using programmable logic devices' [patent_app_type] => 1 [patent_app_number] => 8/911958 [patent_app_country] => US [patent_app_date] => 1997-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5257 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/085/06085317.pdf [firstpage_image] =>[orig_patent_app_number] => 911958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4162048 [patent_doc_number] => 06032212 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-29 [patent_title] => 'Device and method for interfacing PCI and VMEbus with a byte swapping circuit' [patent_app_type] => 1 [patent_app_number] => 8/911564 [patent_app_country] => US [patent_app_date] => 1997-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 8932 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/032/06032212.pdf [firstpage_image] =>[orig_patent_app_number] => 911564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3972097 [patent_doc_number] => 05904733 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Bootstrap processor selection architecture in SMP systems' [patent_app_type] => 1 [patent_app_number] => 8/904109 [patent_app_country] => US [patent_app_date] => 1997-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5620 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/904/05904733.pdf [firstpage_image] =>[orig_patent_app_number] => 904109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4334791 [patent_doc_number] => 06243769 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Dynamic buffer allocation for a computer system' [patent_app_type] => 1 [patent_app_number] => 8/896936 [patent_app_country] => US [patent_app_date] => 1997-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 13797 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/243/06243769.pdf [firstpage_image] =>[orig_patent_app_number] => 896936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3932140 [patent_doc_number] => 06003075 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'Enqueuing a configuration change in a network cluster and restore a prior configuration in a back up storage in reverse sequence ordered' [patent_app_type] => 1 [patent_app_number] => 8/888550 [patent_app_country] => US [patent_app_date] => 1997-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3778 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/003/06003075.pdf [firstpage_image] =>[orig_patent_app_number] => 888550 [rel_patent_id] =>[rel_patent_doc_number] =>)