
Diana Cheng
Examiner (ID: 309, Phone: (571)270-1197 , Office: P/2842 )
| Most Active Art Unit | 2849 |
| Art Unit(s) | 2892, 2816, 2849, 2842 |
| Total Applications | 1075 |
| Issued Applications | 877 |
| Pending Applications | 59 |
| Abandoned Applications | 157 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16828524
[patent_doc_number] => 20210143817
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => Octave Bandwidth High Power Non-Reflective Shunt PIN Diode Switch
[patent_app_type] => utility
[patent_app_number] => 17/069041
[patent_app_country] => US
[patent_app_date] => 2020-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17069041
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/069041 | Octave Bandwidth High Power Non-Reflective Shunt PIN Diode Switch | Oct 12, 2020 | Pending |
Array
(
[id] => 16602258
[patent_doc_number] => 20210028789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => PHASE LOCKED LOOP
[patent_app_type] => utility
[patent_app_number] => 17/069237
[patent_app_country] => US
[patent_app_date] => 2020-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6609
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17069237
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/069237 | Phase locked loop | Oct 12, 2020 | Issued |
Array
(
[id] => 17530560
[patent_doc_number] => 11303269
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => High voltage pre-pulsing
[patent_app_type] => utility
[patent_app_number] => 17/033660
[patent_app_country] => US
[patent_app_date] => 2020-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 27
[patent_no_of_words] => 7979
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17033660
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/033660 | High voltage pre-pulsing | Sep 24, 2020 | Issued |
Array
(
[id] => 16529507
[patent_doc_number] => 20200403588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => CHARGE PUMP WITH CURRENT MODE OUTPUT POWER THROTTLING
[patent_app_type] => utility
[patent_app_number] => 17/012209
[patent_app_country] => US
[patent_app_date] => 2020-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4498
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17012209
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/012209 | Charge pump with current mode output power throttling | Sep 3, 2020 | Issued |
Array
(
[id] => 18131841
[patent_doc_number] => 11558059
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-17
[patent_title] => Concept for a digital controlled loop and a digital loop filter
[patent_app_type] => utility
[patent_app_number] => 17/004037
[patent_app_country] => US
[patent_app_date] => 2020-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 13451
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17004037
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/004037 | Concept for a digital controlled loop and a digital loop filter | Aug 26, 2020 | Issued |
Array
(
[id] => 17835313
[patent_doc_number] => 20220272618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => METHOD FOR PERFORMING DISCOVERY PROCEDURE BY TERMINAL IN WIRELESS COMMUNICATION SYSTEM SUPPORTING SIDELINK, AND APPARATUS THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/631213
[patent_app_country] => US
[patent_app_date] => 2020-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17631213
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/631213 | Method for performing discovery procedure by terminal in wireless communication system supporting sidelink, and apparatus therefor | Aug 23, 2020 | Issued |
Array
(
[id] => 17003219
[patent_doc_number] => 11082050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Clock distribution circuit using adjustable phase control and voltage converter including the same
[patent_app_type] => utility
[patent_app_number] => 17/000642
[patent_app_country] => US
[patent_app_date] => 2020-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 11455
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17000642
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/000642 | Clock distribution circuit using adjustable phase control and voltage converter including the same | Aug 23, 2020 | Issued |
Array
(
[id] => 17432476
[patent_doc_number] => 20220060186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => Level Shifter with Isolation Logic
[patent_app_type] => utility
[patent_app_number] => 17/000147
[patent_app_country] => US
[patent_app_date] => 2020-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4906
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17000147
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/000147 | Level shifter with isolation logic | Aug 20, 2020 | Issued |
Array
(
[id] => 17432395
[patent_doc_number] => 20220060105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => LATCH-TYPE CHARGE PUMP
[patent_app_type] => utility
[patent_app_number] => 16/997299
[patent_app_country] => US
[patent_app_date] => 2020-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11003
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16997299
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/997299 | Latch-type charge pump | Aug 18, 2020 | Issued |
Array
(
[id] => 16708218
[patent_doc_number] => 10958165
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-23
[patent_title] => High-conversion-efficiency reconfigurable series-parallel switched-capacitor voltage converter
[patent_app_type] => utility
[patent_app_number] => 16/994694
[patent_app_country] => US
[patent_app_date] => 2020-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 28
[patent_no_of_words] => 6654
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 571
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16994694
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/994694 | High-conversion-efficiency reconfigurable series-parallel switched-capacitor voltage converter | Aug 16, 2020 | Issued |
Array
(
[id] => 17078616
[patent_doc_number] => 11115036
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-09-07
[patent_title] => Resistor-capacitor oscillator (RCO) with digital calibration and quantizaton noise reduction
[patent_app_type] => utility
[patent_app_number] => 16/991882
[patent_app_country] => US
[patent_app_date] => 2020-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 6792
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16991882
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/991882 | Resistor-capacitor oscillator (RCO) with digital calibration and quantizaton noise reduction | Aug 11, 2020 | Issued |
Array
(
[id] => 17417799
[patent_doc_number] => 20220052703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => SIGNAL GENERATION CIRCUIT AND METHOD, AND DIGIT-TO-TIME CONVERSION CIRCUIT AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/296305
[patent_app_country] => US
[patent_app_date] => 2020-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21969
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17296305
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/296305 | Signal generation circuit and method, and digit-to-time conversion circuit and method | Aug 9, 2020 | Issued |
Array
(
[id] => 17812675
[patent_doc_number] => 20220264510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => WEARABLE DEVICE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/627218
[patent_app_country] => US
[patent_app_date] => 2020-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17627218
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/627218 | Wearable device and method | Aug 5, 2020 | Issued |
Array
(
[id] => 17364722
[patent_doc_number] => 11231743
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Timer, electronic apparatus, and vehicle
[patent_app_type] => utility
[patent_app_number] => 16/937757
[patent_app_country] => US
[patent_app_date] => 2020-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 13673
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16937757
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/937757 | Timer, electronic apparatus, and vehicle | Jul 23, 2020 | Issued |
Array
(
[id] => 16654088
[patent_doc_number] => 10931286
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-02-23
[patent_title] => Field programmable gate array with external phase-locked loop
[patent_app_type] => utility
[patent_app_number] => 16/937314
[patent_app_country] => US
[patent_app_date] => 2020-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 31
[patent_no_of_words] => 15949
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 606
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16937314
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/937314 | Field programmable gate array with external phase-locked loop | Jul 22, 2020 | Issued |
Array
(
[id] => 16944768
[patent_doc_number] => 11057027
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Circuit having a plurality of modes
[patent_app_type] => utility
[patent_app_number] => 16/935158
[patent_app_country] => US
[patent_app_date] => 2020-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1786
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16935158
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/935158 | Circuit having a plurality of modes | Jul 20, 2020 | Issued |
Array
(
[id] => 16835717
[patent_doc_number] => 11011979
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Booster circuit
[patent_app_type] => utility
[patent_app_number] => 16/930983
[patent_app_country] => US
[patent_app_date] => 2020-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2796
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16930983
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/930983 | Booster circuit | Jul 15, 2020 | Issued |
Array
(
[id] => 17994230
[patent_doc_number] => 20220360267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => PHASE-LOCKED LOOP CIRCUIT, CONFIGURATION METHOD THEREFOR, AND COMMUNICATION APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/624063
[patent_app_country] => US
[patent_app_date] => 2020-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8890
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17624063
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/624063 | Phase-locked loop circuit, configuration method therefor, and communication apparatus | Jun 18, 2020 | Issued |
Array
(
[id] => 17211254
[patent_doc_number] => 11171643
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-09
[patent_title] => SiC gate drive control with trench FETs from high dV\dT at drain source
[patent_app_type] => utility
[patent_app_number] => 16/887600
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5359
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16887600
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/887600 | SiC gate drive control with trench FETs from high dVdT at drain source | May 28, 2020 | Issued |
Array
(
[id] => 17019072
[patent_doc_number] => 11088726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Device and method for NFC device charging
[patent_app_type] => utility
[patent_app_number] => 16/879314
[patent_app_country] => US
[patent_app_date] => 2020-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6606
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16879314
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/879314 | Device and method for NFC device charging | May 19, 2020 | Issued |