
Didarul A. Mazumder
Examiner (ID: 7776, Phone: (571)272-8823 , Office: P/2819 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2818, 2819, 2812 |
| Total Applications | 1039 |
| Issued Applications | 847 |
| Pending Applications | 115 |
| Abandoned Applications | 103 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20292965
[patent_doc_number] => 20250318208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-09
[patent_title] => TUNNELING FIELD EFFECT TRANSISTOR HAVING BURIED DRAIN STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/713881
[patent_app_country] => US
[patent_app_date] => 2022-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18713881
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/713881 | TUNNELING FIELD EFFECT TRANSISTOR HAVING BURIED DRAIN STRUCTURE | Nov 14, 2022 | Pending |
Array
(
[id] => 19183781
[patent_doc_number] => 11990381
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Integrated circuit packages having support rings
[patent_app_type] => utility
[patent_app_number] => 17/986498
[patent_app_country] => US
[patent_app_date] => 2022-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 8799
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17986498
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/986498 | Integrated circuit packages having support rings | Nov 13, 2022 | Issued |
Array
(
[id] => 18242659
[patent_doc_number] => 20230074970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-09
[patent_title] => SACRIFICIAL REDISTRIBUTION LAYER IN MICROELECTRONIC ASSEMBLIES HAVING DIRECT BONDING
[patent_app_type] => utility
[patent_app_number] => 18/053869
[patent_app_country] => US
[patent_app_date] => 2022-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14413
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18053869
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/053869 | Sacrificial redistribution layer in microelectronic assemblies having direct bonding | Nov 8, 2022 | Issued |
Array
(
[id] => 18195607
[patent_doc_number] => 20230049126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-16
[patent_title] => CHIP PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/980507
[patent_app_country] => US
[patent_app_date] => 2022-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4624
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17980507
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/980507 | Chip package including substrate having through hole and redistribution line | Nov 2, 2022 | Issued |
Array
(
[id] => 18891090
[patent_doc_number] => 11869868
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Multi-segment wire-bond
[patent_app_type] => utility
[patent_app_number] => 18/051571
[patent_app_country] => US
[patent_app_date] => 2022-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7087
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18051571
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/051571 | Multi-segment wire-bond | Oct 31, 2022 | Issued |
Array
(
[id] => 18207593
[patent_doc_number] => 20230053850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => PACKAGE STRUCTURE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/046224
[patent_app_country] => US
[patent_app_date] => 2022-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18046224
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/046224 | Package structure comprising conductive metal board and ground element | Oct 12, 2022 | Issued |
Array
(
[id] => 20175968
[patent_doc_number] => 12394724
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-19
[patent_title] => Chip package structure and electromagnetic interference shielding package module thereof
[patent_app_type] => utility
[patent_app_number] => 17/964868
[patent_app_country] => US
[patent_app_date] => 2022-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17964868
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/964868 | Chip package structure and electromagnetic interference shielding package module thereof | Oct 11, 2022 | Issued |
Array
(
[id] => 19079502
[patent_doc_number] => 11948880
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => SOI substrate and related methods
[patent_app_type] => utility
[patent_app_number] => 17/937918
[patent_app_country] => US
[patent_app_date] => 2022-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 17
[patent_no_of_words] => 4366
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17937918
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/937918 | SOI substrate and related methods | Oct 3, 2022 | Issued |
Array
(
[id] => 20456013
[patent_doc_number] => 12519075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-06
[patent_title] => Semiconductor device comprising main wiring wire and reinforcing wire connected to at least one semiconductor element
[patent_app_type] => utility
[patent_app_number] => 17/936430
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 1087
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17936430
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/936430 | Semiconductor device comprising main wiring wire and reinforcing wire connected to at least one semiconductor element | Sep 28, 2022 | Issued |
Array
(
[id] => 19605677
[patent_doc_number] => 20240396557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => Integrated Circuit Design for Digital Computing and Information Processing of Mechanical Signals
[patent_app_type] => utility
[patent_app_number] => 18/695915
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6422
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18695915
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/695915 | Integrated Circuit Design for Digital Computing and Information Processing of Mechanical Signals | Sep 27, 2022 | Pending |
Array
(
[id] => 19606892
[patent_doc_number] => 20240397772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/695118
[patent_app_country] => US
[patent_app_date] => 2022-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 41959
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18695118
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/695118 | DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE DISPLAY DEVICE | Sep 25, 2022 | Pending |
Array
(
[id] => 19628787
[patent_doc_number] => 12167663
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => High resolution organic light-emitting diode devices, displays, and related methods
[patent_app_type] => utility
[patent_app_number] => 17/934780
[patent_app_country] => US
[patent_app_date] => 2022-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 23
[patent_no_of_words] => 21779
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17934780
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/934780 | High resolution organic light-emitting diode devices, displays, and related methods | Sep 22, 2022 | Issued |
Array
(
[id] => 19628787
[patent_doc_number] => 12167663
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => High resolution organic light-emitting diode devices, displays, and related methods
[patent_app_type] => utility
[patent_app_number] => 17/934780
[patent_app_country] => US
[patent_app_date] => 2022-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 23
[patent_no_of_words] => 21779
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17934780
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/934780 | High resolution organic light-emitting diode devices, displays, and related methods | Sep 22, 2022 | Issued |
Array
(
[id] => 18139029
[patent_doc_number] => 20230012865
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => Methods for Fabricating Resistive Change Element Arrays
[patent_app_type] => utility
[patent_app_number] => 17/948136
[patent_app_country] => US
[patent_app_date] => 2022-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19818
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17948136
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/948136 | Methods for Fabricating Resistive Change Element Arrays | Sep 18, 2022 | Abandoned |
Array
(
[id] => 19619146
[patent_doc_number] => 20240404826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => METHOD FOR MANUFACTURING NITRIDE SEMICONDUCTOR WAFER, AND NITRIDE SEMICONDUCTOR WAFER
[patent_app_type] => utility
[patent_app_number] => 18/694780
[patent_app_country] => US
[patent_app_date] => 2022-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2837
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18694780
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/694780 | METHOD FOR MANUFACTURING NITRIDE SEMICONDUCTOR WAFER, AND NITRIDE SEMICONDUCTOR WAFER | Sep 1, 2022 | Pending |
Array
(
[id] => 18265752
[patent_doc_number] => 20230086994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => QUANTUM DEVICE, METHOD FOR READING THE CHARGE STATE, METHOD FOR DETERMINING A STABILITY DIAGRAM AND METHOD FOR DETERMINING SPIN CORRELATIONS
[patent_app_type] => utility
[patent_app_number] => 17/899095
[patent_app_country] => US
[patent_app_date] => 2022-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11685
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17899095
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/899095 | Quantum device, method for reading the state of charge, method for determining a stability diagram and method for determining spin correlations | Aug 29, 2022 | Issued |
Array
(
[id] => 18458805
[patent_doc_number] => 20230200087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/899367
[patent_app_country] => US
[patent_app_date] => 2022-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7625
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17899367
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/899367 | SEMICONDUCTOR DEVICE | Aug 29, 2022 | Pending |
Array
(
[id] => 19007887
[patent_doc_number] => 20240071958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => CHIP PACKAGE WITH INTEGRATED EMBEDDED OFF-DIE INDUCTORS
[patent_app_type] => utility
[patent_app_number] => 17/896972
[patent_app_country] => US
[patent_app_date] => 2022-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10386
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17896972
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/896972 | Chip package with integrated embedded off-die inductors | Aug 25, 2022 | Issued |
Array
(
[id] => 18929370
[patent_doc_number] => 20240032374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/890367
[patent_app_country] => US
[patent_app_date] => 2022-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7624
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17890367
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/890367 | Display panel and display device for improving light-emitting rate and product lifespan | Aug 17, 2022 | Issued |
Array
(
[id] => 18721558
[patent_doc_number] => 11798915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Display device comprising alignment lines and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/819300
[patent_app_country] => US
[patent_app_date] => 2022-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 19150
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17819300
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/819300 | Display device comprising alignment lines and method of manufacturing the same | Aug 10, 2022 | Issued |