
Didarul A. Mazumder
Examiner (ID: 14083, Phone: (571)272-8823 , Office: P/2819 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2819, 2818, 2812 |
| Total Applications | 972 |
| Issued Applications | 802 |
| Pending Applications | 121 |
| Abandoned Applications | 101 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19023369
[patent_doc_number] => 20240079540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => DISPLAY MODULE
[patent_app_type] => utility
[patent_app_number] => 18/378422
[patent_app_country] => US
[patent_app_date] => 2023-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6581
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18378422
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/378422 | DISPLAY MODULE | Oct 9, 2023 | Pending |
Array
(
[id] => 19023369
[patent_doc_number] => 20240079540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => DISPLAY MODULE
[patent_app_type] => utility
[patent_app_number] => 18/378422
[patent_app_country] => US
[patent_app_date] => 2023-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6581
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18378422
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/378422 | DISPLAY MODULE | Oct 9, 2023 | Pending |
Array
(
[id] => 19470570
[patent_doc_number] => 20240324240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => MAGNETIC MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/478318
[patent_app_country] => US
[patent_app_date] => 2023-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7675
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18478318
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/478318 | MAGNETIC MEMORY DEVICE AND METHOD OF FABRICATING THE SAME | Sep 28, 2023 | Pending |
Array
(
[id] => 19470570
[patent_doc_number] => 20240324240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => MAGNETIC MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/478318
[patent_app_country] => US
[patent_app_date] => 2023-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7675
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18478318
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/478318 | MAGNETIC MEMORY DEVICE AND METHOD OF FABRICATING THE SAME | Sep 28, 2023 | Pending |
Array
(
[id] => 19621494
[patent_doc_number] => 20240407174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREOF AND MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/474872
[patent_app_country] => US
[patent_app_date] => 2023-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11081
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18474872
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/474872 | SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREOF AND MEMORY SYSTEMS | Sep 25, 2023 | Pending |
Array
(
[id] => 19621494
[patent_doc_number] => 20240407174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREOF AND MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/474872
[patent_app_country] => US
[patent_app_date] => 2023-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11081
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18474872
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/474872 | SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREOF AND MEMORY SYSTEMS | Sep 25, 2023 | Pending |
Array
(
[id] => 19850810
[patent_doc_number] => 20250096161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => METHODS AND STRUCTURES FOR INCREASING CAPACITANCE DENSITY IN INTEGRATED PASSIVE DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/470559
[patent_app_country] => US
[patent_app_date] => 2023-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3850
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18470559
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/470559 | METHODS AND STRUCTURES FOR INCREASING CAPACITANCE DENSITY IN INTEGRATED PASSIVE DEVICES | Sep 19, 2023 | Pending |
Array
(
[id] => 19850810
[patent_doc_number] => 20250096161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => METHODS AND STRUCTURES FOR INCREASING CAPACITANCE DENSITY IN INTEGRATED PASSIVE DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/470559
[patent_app_country] => US
[patent_app_date] => 2023-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3850
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18470559
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/470559 | METHODS AND STRUCTURES FOR INCREASING CAPACITANCE DENSITY IN INTEGRATED PASSIVE DEVICES | Sep 19, 2023 | Pending |
Array
(
[id] => 19146627
[patent_doc_number] => 20240145658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => LIGHT EMITTING PANEL
[patent_app_type] => utility
[patent_app_number] => 18/470395
[patent_app_country] => US
[patent_app_date] => 2023-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3650
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18470395
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/470395 | LIGHT EMITTING PANEL | Sep 18, 2023 | Pending |
Array
(
[id] => 19436101
[patent_doc_number] => 20240304599
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => SEMICONDUCTOR PACKAGE AND A METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/469946
[patent_app_country] => US
[patent_app_date] => 2023-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7006
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18469946
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/469946 | SEMICONDUCTOR PACKAGE AND A METHOD OF MANUFACTURING THE SAME | Sep 18, 2023 | Pending |
Array
(
[id] => 19452761
[patent_doc_number] => 20240312891
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING A SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/466744
[patent_app_country] => US
[patent_app_date] => 2023-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10086
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18466744
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/466744 | SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING A SEMICONDUCTOR STRUCTURE | Sep 12, 2023 | Pending |
Array
(
[id] => 19468138
[patent_doc_number] => 20240321808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/464704
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3450
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18464704
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/464704 | SEMICONDUCTOR DEVICE | Sep 10, 2023 | Pending |
Array
(
[id] => 18866024
[patent_doc_number] => 20230420461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/463300
[patent_app_country] => US
[patent_app_date] => 2023-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7037
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18463300
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/463300 | Electronic device comprising transistors arranged along with shielding layers | Sep 7, 2023 | Issued |
Array
(
[id] => 19146374
[patent_doc_number] => 20240145404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => CHIP PACKAGE WITH ELECTROMAGNETIC INTERFERENCE SHIELDING LAYER AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/243672
[patent_app_country] => US
[patent_app_date] => 2023-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2840
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18243672
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/243672 | CHIP PACKAGE WITH ELECTROMAGNETIC INTERFERENCE SHIELDING LAYER AND METHOD OF MANUFACTURING THE SAME | Sep 7, 2023 | Pending |
Array
(
[id] => 18865962
[patent_doc_number] => 20230420399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => BONDED STRUCTURES WITHOUT INTERVENING ADHESIVE
[patent_app_type] => utility
[patent_app_number] => 18/462691
[patent_app_country] => US
[patent_app_date] => 2023-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7220
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462691
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462691 | BONDED STRUCTURES WITHOUT INTERVENING ADHESIVE | Sep 6, 2023 | Pending |
Array
(
[id] => 19821143
[patent_doc_number] => 20250079350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => Semiconductor Device and Method of Forming AIP Structure to Reduce Signal Interference Among and Between Encapsulant Blocks
[patent_app_type] => utility
[patent_app_number] => 18/462204
[patent_app_country] => US
[patent_app_date] => 2023-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462204
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462204 | Semiconductor Device and Method of Forming AIP Structure to Reduce Signal Interference Among and Between Encapsulant Blocks | Sep 5, 2023 | Pending |
Array
(
[id] => 19821143
[patent_doc_number] => 20250079350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => Semiconductor Device and Method of Forming AIP Structure to Reduce Signal Interference Among and Between Encapsulant Blocks
[patent_app_type] => utility
[patent_app_number] => 18/462204
[patent_app_country] => US
[patent_app_date] => 2023-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462204
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462204 | Semiconductor Device and Method of Forming AIP Structure to Reduce Signal Interference Among and Between Encapsulant Blocks | Sep 5, 2023 | Pending |
Array
(
[id] => 19821143
[patent_doc_number] => 20250079350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => Semiconductor Device and Method of Forming AIP Structure to Reduce Signal Interference Among and Between Encapsulant Blocks
[patent_app_type] => utility
[patent_app_number] => 18/462204
[patent_app_country] => US
[patent_app_date] => 2023-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462204
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462204 | Semiconductor Device and Method of Forming AIP Structure to Reduce Signal Interference Among and Between Encapsulant Blocks | Sep 5, 2023 | Pending |
Array
(
[id] => 19038242
[patent_doc_number] => 20240088057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => CHIP PACKAGE WITH ELECTROMAGNETIC INTERFERENCE (EMI) SHIELDING LAYER AND GROUND WIRE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/242506
[patent_app_country] => US
[patent_app_date] => 2023-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2959
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18242506
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/242506 | CHIP PACKAGE WITH ELECTROMAGNETIC INTERFERENCE (EMI) SHIELDING LAYER AND GROUND WIRE AND METHOD OF MANUFACTURING THE SAME | Sep 4, 2023 | Pending |
Array
(
[id] => 19116652
[patent_doc_number] => 20240128402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-18
[patent_title] => LIGHT-EMITTING DEVICE AND LIGHT-EMITTING DEVICE ARRAY INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/241589
[patent_app_country] => US
[patent_app_date] => 2023-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18241589
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/241589 | LIGHT-EMITTING DEVICE AND LIGHT-EMITTING DEVICE ARRAY INCLUDING THE SAME | Aug 31, 2023 | Pending |