Didarul A. Mazumder

Array ( [id] => 18570530 [patent_doc_number] => 20230260867 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-08-17 [patent_title] => HEAT DISPERSION LAYERS FOR DOUBLE SIDED INTERCONNECT [patent_app_type] => utility [patent_app_number] => 18/304563 [patent_app_country] => US [patent_app_date] => 2023-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9130 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18304563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19029992 [patent_doc_number] => 11929358 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-03-12 [patent_title] => Display backplate and method for manufacturing same, display panel and method for manufacturing same, and display device [patent_app_type] => utility [patent_app_number] => 18/137857 [patent_app_country] => US [patent_app_date] => 2023-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 57 [patent_no_of_words] => 12281 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18137857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18729294 [patent_doc_number] => 20230343590 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-10-26 [patent_title] => METHOD FOR PREPARING TRANSITION METAL CHALCOGENIDE FILM AND PROMOTER FOR SAME [patent_app_type] => utility [patent_app_number] => 18/137968 [patent_app_country] => US [patent_app_date] => 2023-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4194 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -10 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18137968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18600233 [patent_doc_number] => 20230275034 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-08-31 [patent_title] => Selective EMI Shielding Using Preformed Mask [patent_app_type] => utility [patent_app_number] => 18/303308 [patent_app_country] => US [patent_app_date] => 2023-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6398 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18303308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19531956 [patent_doc_number] => 20240355858 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-24 [patent_title] => STACKED SEMICONDUCTOR DEVICE WITH CONNECTION PAD DISPOSED BETWEEN CONNECTION PAD SHIELDS [patent_app_type] => utility [patent_app_number] => 18/136762 [patent_app_country] => US [patent_app_date] => 2023-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 20298 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18136762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19582578 [patent_doc_number] => 12148706 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-11-19 [patent_title] => Substrate loss reduction for semiconductor devices [patent_app_type] => utility [patent_app_number] => 18/302197 [patent_app_country] => US [patent_app_date] => 2023-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 62 [patent_no_of_words] => 13728 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18302197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19199199 [patent_doc_number] => 11996448 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-05-28 [patent_title] => Manufacturing method of semiconductor device including field-effect transistor comprising buried oxide (BOX) film and silicon layer [patent_app_type] => utility [patent_app_number] => 18/135426 [patent_app_country] => US [patent_app_date] => 2023-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 11616 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 496 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18135426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19008104 [patent_doc_number] => 20240072175 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-02-29 [patent_title] => SEMICONDUCTOR DEVICE INCLUDING CHANNEL STRUCTURE [patent_app_type] => utility [patent_app_number] => 18/300579 [patent_app_country] => US [patent_app_date] => 2023-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12580 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18300579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19252903 [patent_doc_number] => 20240203900 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-06-20 [patent_title] => ELECTRONIC PACKAGE AND MANUFACTURING METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 18/298450 [patent_app_country] => US [patent_app_date] => 2023-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5223 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -28 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18298450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18540979 [patent_doc_number] => 20230246091 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-08-03 [patent_title] => STRUCTURE OF A FIN FIELD EFFECT TRANSISTOR (FINFET) [patent_app_type] => utility [patent_app_number] => 18/298055 [patent_app_country] => US [patent_app_date] => 2023-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7882 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18298055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18885002 [patent_doc_number] => 20240008371 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-01-04 [patent_title] => SEMICONDUCTOR PACKAGE AND DRIVE APPARATUS [patent_app_type] => utility [patent_app_number] => 18/295269 [patent_app_country] => US [patent_app_date] => 2023-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7184 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 294 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18295269 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18865961 [patent_doc_number] => 20230420398 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-12-28 [patent_title] => INTEGRATED DEVICE PACKAGES WITH INTEGRATED DEVICE DIE AND DUMMY ELEMENT [patent_app_type] => utility [patent_app_number] => 18/295776 [patent_app_country] => US [patent_app_date] => 2023-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10864 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18295776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19132918 [patent_doc_number] => 20240138271 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-04-25 [patent_title] => SUPERCONDUCTING QUANTUM INTERFEROMETRIC DEVICE AND MANUFACTURING METHOD [patent_app_type] => utility [patent_app_number] => 18/194539 [patent_app_country] => US [patent_app_date] => 2023-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15069 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18194539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19132918 [patent_doc_number] => 20240138271 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-04-25 [patent_title] => SUPERCONDUCTING QUANTUM INTERFEROMETRIC DEVICE AND MANUFACTURING METHOD [patent_app_type] => utility [patent_app_number] => 18/194539 [patent_app_country] => US [patent_app_date] => 2023-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15069 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18194539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19132918 [patent_doc_number] => 20240138271 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-04-25 [patent_title] => SUPERCONDUCTING QUANTUM INTERFEROMETRIC DEVICE AND MANUFACTURING METHOD [patent_app_type] => utility [patent_app_number] => 18/194539 [patent_app_country] => US [patent_app_date] => 2023-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15069 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18194539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19132918 [patent_doc_number] => 20240138271 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-04-25 [patent_title] => SUPERCONDUCTING QUANTUM INTERFEROMETRIC DEVICE AND MANUFACTURING METHOD [patent_app_type] => utility [patent_app_number] => 18/194539 [patent_app_country] => US [patent_app_date] => 2023-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15069 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18194539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18712899 [patent_doc_number] => 20230335532 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-10-19 [patent_title] => METHODS OF DETERMINING A HEIGHT, AND A HEIGHT PROFILE, OF A WIRE LOOP ON A WIRE BONDING MACHINE [patent_app_type] => utility [patent_app_number] => 18/125152 [patent_app_country] => US [patent_app_date] => 2023-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4296 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18125152 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18712899 [patent_doc_number] => 20230335532 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-10-19 [patent_title] => METHODS OF DETERMINING A HEIGHT, AND A HEIGHT PROFILE, OF A WIRE LOOP ON A WIRE BONDING MACHINE [patent_app_type] => utility [patent_app_number] => 18/125152 [patent_app_country] => US [patent_app_date] => 2023-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4296 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18125152 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20346062 [patent_doc_number] => 12469797 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-11-11 [patent_title] => Electronic component module comprising plurality of components and substrate including insulating layer, ground layer and ground bump [patent_app_type] => utility [patent_app_number] => 18/184734 [patent_app_country] => US [patent_app_date] => 2023-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 26 [patent_no_of_words] => 1095 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18184734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20346062 [patent_doc_number] => 12469797 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-11-11 [patent_title] => Electronic component module comprising plurality of components and substrate including insulating layer, ground layer and ground bump [patent_app_type] => utility [patent_app_number] => 18/184734 [patent_app_country] => US [patent_app_date] => 2023-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 26 [patent_no_of_words] => 1095 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18184734 [rel_patent_id] =>[rel_patent_doc_number] =>)