
Dinku W. Gebresenbet
Examiner (ID: 6582, Phone: (571)270-1636 , Office: P/2164 )
| Most Active Art Unit | 2164 |
| Art Unit(s) | 2164 |
| Total Applications | 651 |
| Issued Applications | 441 |
| Pending Applications | 41 |
| Abandoned Applications | 183 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14968953
[patent_doc_number] => 20190311955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-10
[patent_title] => SEMICONDUCTOR FINS WITH DIELECTRIC ISOLATION AT FIN BOTTOM
[patent_app_type] => utility
[patent_app_number] => 15/949602
[patent_app_country] => US
[patent_app_date] => 2018-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6556
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15949602
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/949602 | Semiconductor fins with dielectric isolation at fin bottom | Apr 9, 2018 | Issued |
Array
(
[id] => 15192185
[patent_doc_number] => 10493567
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Solder alloy and bonded structure using the same
[patent_app_type] => utility
[patent_app_number] => 15/949360
[patent_app_country] => US
[patent_app_date] => 2018-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 7881
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15949360
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/949360 | Solder alloy and bonded structure using the same | Apr 9, 2018 | Issued |
Array
(
[id] => 14509507
[patent_doc_number] => 20190198408
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => DISPLAY PANEL AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/301911
[patent_app_country] => US
[patent_app_date] => 2018-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16301911
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/301911 | Display panel and display apparatus | Mar 22, 2018 | Issued |
Array
(
[id] => 14317569
[patent_doc_number] => 20190148488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/916355
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4766
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15916355
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/916355 | Semiconductor device | Mar 8, 2018 | Issued |
Array
(
[id] => 13159769
[patent_doc_number] => 10096620
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-09
[patent_title] => Electrical connection structure and thin film transistor array substrate including electrical connection structure
[patent_app_type] => utility
[patent_app_number] => 15/916476
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5178
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15916476
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/916476 | Electrical connection structure and thin film transistor array substrate including electrical connection structure | Mar 8, 2018 | Issued |
Array
(
[id] => 13485795
[patent_doc_number] => 20180294440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-11
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/916369
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10268
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15916369
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/916369 | Display device and manufacturing method of the same | Mar 8, 2018 | Issued |
Array
(
[id] => 16293562
[patent_doc_number] => 10770417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Chip packages and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 15/916286
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2832
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15916286
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/916286 | Chip packages and methods for forming the same | Mar 8, 2018 | Issued |
Array
(
[id] => 15823391
[patent_doc_number] => 10636894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Fin-type transistors with spacers on the gates
[patent_app_type] => utility
[patent_app_number] => 15/916323
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 50
[patent_no_of_words] => 5090
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15916323
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/916323 | Fin-type transistors with spacers on the gates | Mar 8, 2018 | Issued |
Array
(
[id] => 15200645
[patent_doc_number] => 10497828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Light-emitting devices and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/906539
[patent_app_country] => US
[patent_app_date] => 2018-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 25
[patent_no_of_words] => 13296
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15906539
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/906539 | Light-emitting devices and methods of manufacturing the same | Feb 26, 2018 | Issued |
Array
(
[id] => 15955187
[patent_doc_number] => 10665507
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Automated transfer and drying tool for process chamber
[patent_app_type] => utility
[patent_app_number] => 15/903815
[patent_app_country] => US
[patent_app_date] => 2018-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 5957
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15903815
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/903815 | Automated transfer and drying tool for process chamber | Feb 22, 2018 | Issued |
Array
(
[id] => 14509331
[patent_doc_number] => 20190198320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => Methods Of Forming A Channel Region Of A Transistor And Methods Used In Forming A Memory Array
[patent_app_type] => utility
[patent_app_number] => 15/903280
[patent_app_country] => US
[patent_app_date] => 2018-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5928
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15903280
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/903280 | Methods of forming a channel region of a transistor and methods used in forming a memory array | Feb 22, 2018 | Issued |
Array
(
[id] => 13405357
[patent_doc_number] => 20180254221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-06
[patent_title] => APPARATUS AND METHOD FOR WAFER THINNING IN ADVANCED PACKAGING APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 15/903799
[patent_app_country] => US
[patent_app_date] => 2018-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13678
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15903799
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/903799 | Apparatus and method for wafer thinning in advanced packaging applications | Feb 22, 2018 | Issued |
Array
(
[id] => 15669641
[patent_doc_number] => 10599045
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Exposure method, exposure system, and manufacturing method for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/903274
[patent_app_country] => US
[patent_app_date] => 2018-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 6184
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15903274
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/903274 | Exposure method, exposure system, and manufacturing method for semiconductor device | Feb 22, 2018 | Issued |
Array
(
[id] => 15401403
[patent_doc_number] => 10541364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => Memory cells with asymmetrical electrode interfaces
[patent_app_type] => utility
[patent_app_number] => 15/893108
[patent_app_country] => US
[patent_app_date] => 2018-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 21523
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15893108
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/893108 | Memory cells with asymmetrical electrode interfaces | Feb 8, 2018 | Issued |
Array
(
[id] => 16068197
[patent_doc_number] => 10693065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-23
[patent_title] => Tapered cell profile and fabrication
[patent_app_type] => utility
[patent_app_number] => 15/893100
[patent_app_country] => US
[patent_app_date] => 2018-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 14207
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15893100
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/893100 | Tapered cell profile and fabrication | Feb 8, 2018 | Issued |
Array
(
[id] => 14031903
[patent_doc_number] => 10227693
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-12
[patent_title] => Outgassing impact on process chamber reduction via chamber pump and purge
[patent_app_type] => utility
[patent_app_number] => 15/884492
[patent_app_country] => US
[patent_app_date] => 2018-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6520
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15884492
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/884492 | Outgassing impact on process chamber reduction via chamber pump and purge | Jan 30, 2018 | Issued |
Array
(
[id] => 14656511
[patent_doc_number] => 20190235384
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => TEMPERATURE CONTROLLING APPARATUS AND METHOD FOR FORMING COATING LAYER
[patent_app_type] => utility
[patent_app_number] => 15/884299
[patent_app_country] => US
[patent_app_date] => 2018-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7171
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15884299
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/884299 | Temperature controlling apparatus and method for forming coating layer | Jan 29, 2018 | Issued |
Array
(
[id] => 16372311
[patent_doc_number] => 10804077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Microwave plasma source, microwave plasma processing apparatus and plasma processing method
[patent_app_type] => utility
[patent_app_number] => 15/883670
[patent_app_country] => US
[patent_app_date] => 2018-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7382
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15883670
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/883670 | Microwave plasma source, microwave plasma processing apparatus and plasma processing method | Jan 29, 2018 | Issued |
Array
(
[id] => 14079959
[patent_doc_number] => 20190088867
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2019-03-21
[patent_title] => PHASE CHANGE MEMORY STACK WITH TREATED SIDEWALLS
[patent_app_type] => utility
[patent_app_number] => 15/882666
[patent_app_country] => US
[patent_app_date] => 2018-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2036
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15882666
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/882666 | Phase change memory stack with treated sidewalls | Jan 28, 2018 | Issued |
Array
(
[id] => 12779839
[patent_doc_number] => 20180151781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => LIGHT EMITTING DEVICE PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/881802
[patent_app_country] => US
[patent_app_date] => 2018-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6624
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881802
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881802 | LIGHT EMITTING DEVICE PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF | Jan 28, 2018 | Abandoned |