
Dipakkumar B. Gandhi
Examiner (ID: 6989, Phone: (571)272-3822 , Office: P/2117 )
| Most Active Art Unit | 2117 |
| Art Unit(s) | 2138, 2117, 2133, 2111 |
| Total Applications | 939 |
| Issued Applications | 765 |
| Pending Applications | 18 |
| Abandoned Applications | 156 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6204122
[patent_doc_number] => 20110066908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-17
[patent_title] => 'SIMILARITY DETECTION FOR ERROR REPORTS'
[patent_app_type] => utility
[patent_app_number] => 12/561608
[patent_app_country] => US
[patent_app_date] => 2009-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13561
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20110066908.pdf
[firstpage_image] =>[orig_patent_app_number] => 12561608
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/561608 | Similarity detection for error reports | Sep 16, 2009 | Issued |
Array
(
[id] => 6204135
[patent_doc_number] => 20110066921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-17
[patent_title] => 'System and Method for Responding to Error Detection'
[patent_app_type] => utility
[patent_app_number] => 12/561687
[patent_app_country] => US
[patent_app_date] => 2009-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8283
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20110066921.pdf
[firstpage_image] =>[orig_patent_app_number] => 12561687
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/561687 | System and method for responding to error detection | Sep 16, 2009 | Issued |
Array
(
[id] => 6388694
[patent_doc_number] => 20100083073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-01
[patent_title] => 'Data processing apparatus, memory controlling circuit, and memory controlling method'
[patent_app_type] => utility
[patent_app_number] => 12/585493
[patent_app_country] => US
[patent_app_date] => 2009-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4443
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20100083073.pdf
[firstpage_image] =>[orig_patent_app_number] => 12585493
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/585493 | Data processing apparatus, memory controlling circuit, and memory controlling method | Sep 15, 2009 | Abandoned |
Array
(
[id] => 6533557
[patent_doc_number] => 20100218037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-26
[patent_title] => 'Matrix-based Error Correction and Erasure Code Methods and Apparatus and Applications Thereof'
[patent_app_type] => utility
[patent_app_number] => 12/561252
[patent_app_country] => US
[patent_app_date] => 2009-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 18228
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20100218037.pdf
[firstpage_image] =>[orig_patent_app_number] => 12561252
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/561252 | Matrix-based Error Correction and Erasure Code Methods and Apparatus and Applications Thereof | Sep 15, 2009 | Abandoned |
Array
(
[id] => 6312747
[patent_doc_number] => 20100070808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-18
[patent_title] => 'METHOD AND APPARATUS FOR REDUCING POSITRON EMISSION TOMOGRAPHY (PET) EVENT LOSSES BY EFFECTIVE BANDWIDTH UTILIZATION'
[patent_app_type] => utility
[patent_app_number] => 12/560048
[patent_app_country] => US
[patent_app_date] => 2009-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2057
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20100070808.pdf
[firstpage_image] =>[orig_patent_app_number] => 12560048
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/560048 | Method and apparatus for reducing positron emission tomography (PET) event losses by effective bandwidth utilization | Sep 14, 2009 | Issued |
Array
(
[id] => 8678755
[patent_doc_number] => 08386890
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-26
[patent_title] => 'Error correction for multilevel flash memory'
[patent_app_type] => utility
[patent_app_number] => 12/585353
[patent_app_country] => US
[patent_app_date] => 2009-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 4447
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12585353
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/585353 | Error correction for multilevel flash memory | Sep 10, 2009 | Issued |
Array
(
[id] => 8861567
[patent_doc_number] => 08464121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-11
[patent_title] => 'LDPC codes with small amount of wiring'
[patent_app_type] => utility
[patent_app_number] => 12/558415
[patent_app_country] => US
[patent_app_date] => 2009-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 9363
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12558415
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/558415 | LDPC codes with small amount of wiring | Sep 10, 2009 | Issued |
Array
(
[id] => 8775509
[patent_doc_number] => 08429485
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-23
[patent_title] => 'Method and apparatus for detecting free page and a method and apparatus for decoding error correction code using the method and apparatus for detecting free page'
[patent_app_type] => utility
[patent_app_number] => 12/557651
[patent_app_country] => US
[patent_app_date] => 2009-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3938
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12557651
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/557651 | Method and apparatus for detecting free page and a method and apparatus for decoding error correction code using the method and apparatus for detecting free page | Sep 10, 2009 | Issued |
Array
(
[id] => 9049324
[patent_doc_number] => 08543881
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-24
[patent_title] => 'Apparatus and method for high throughput unified turbo decoding'
[patent_app_type] => utility
[patent_app_number] => 12/558325
[patent_app_country] => US
[patent_app_date] => 2009-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 29
[patent_no_of_words] => 18146
[patent_no_of_claims] => 91
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12558325
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/558325 | Apparatus and method for high throughput unified turbo decoding | Sep 10, 2009 | Issued |
Array
(
[id] => 7718652
[patent_doc_number] => 08095842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-10
[patent_title] => 'Random error signal generator'
[patent_app_type] => utility
[patent_app_number] => 12/510423
[patent_app_country] => US
[patent_app_date] => 2009-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 8647
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/095/08095842.pdf
[firstpage_image] =>[orig_patent_app_number] => 12510423
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/510423 | Random error signal generator | Jul 27, 2009 | Issued |
Array
(
[id] => 6565221
[patent_doc_number] => 20100017664
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-21
[patent_title] => 'EMBEDDED FLASH MEMORY TEST CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/503261
[patent_app_country] => US
[patent_app_date] => 2009-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3424
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20100017664.pdf
[firstpage_image] =>[orig_patent_app_number] => 12503261
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/503261 | EMBEDDED FLASH MEMORY TEST CIRCUIT | Jul 14, 2009 | Abandoned |
Array
(
[id] => 7557475
[patent_doc_number] => 08069385
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-11-29
[patent_title] => 'Programmable built-in self-test architecture'
[patent_app_type] => utility
[patent_app_number] => 12/501995
[patent_app_country] => US
[patent_app_date] => 2009-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3645
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/069/08069385.pdf
[firstpage_image] =>[orig_patent_app_number] => 12501995
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/501995 | Programmable built-in self-test architecture | Jul 12, 2009 | Issued |
Array
(
[id] => 6140826
[patent_doc_number] => 20110010596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-13
[patent_title] => 'TESTABLE CIRCUIT WITH INPUT/OUTPUT CELL FOR STANDARD CELL LIBRARY'
[patent_app_type] => utility
[patent_app_number] => 12/500588
[patent_app_country] => US
[patent_app_date] => 2009-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3449
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20110010596.pdf
[firstpage_image] =>[orig_patent_app_number] => 12500588
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/500588 | TESTABLE CIRCUIT WITH INPUT/OUTPUT CELL FOR STANDARD CELL LIBRARY | Jul 8, 2009 | Abandoned |
Array
(
[id] => 8741200
[patent_doc_number] => 08412987
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-02
[patent_title] => 'Non-volatile memory to store memory remap information'
[patent_app_type] => utility
[patent_app_number] => 12/494994
[patent_app_country] => US
[patent_app_date] => 2009-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8936
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12494994
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/494994 | Non-volatile memory to store memory remap information | Jun 29, 2009 | Issued |
Array
(
[id] => 5459745
[patent_doc_number] => 20090259897
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-15
[patent_title] => 'Logic circuit protected against transient disturbances'
[patent_app_type] => utility
[patent_app_number] => 12/456477
[patent_app_country] => US
[patent_app_date] => 2009-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6994
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0259/20090259897.pdf
[firstpage_image] =>[orig_patent_app_number] => 12456477
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/456477 | Logic circuit protected against transient disturbances | Jun 16, 2009 | Issued |
Array
(
[id] => 7510587
[patent_doc_number] => 08037374
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-11
[patent_title] => 'Communication terminal device and reception environment reporting method'
[patent_app_type] => utility
[patent_app_number] => 12/426817
[patent_app_country] => US
[patent_app_date] => 2009-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5623
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/037/08037374.pdf
[firstpage_image] =>[orig_patent_app_number] => 12426817
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/426817 | Communication terminal device and reception environment reporting method | Apr 19, 2009 | Issued |
Array
(
[id] => 6241167
[patent_doc_number] => 20100268996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-21
[patent_title] => 'Systems and Methods for Predicting Failure of a Storage Medium'
[patent_app_type] => utility
[patent_app_number] => 12/425824
[patent_app_country] => US
[patent_app_date] => 2009-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5699
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20100268996.pdf
[firstpage_image] =>[orig_patent_app_number] => 12425824
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/425824 | Systems and methods for predicting failure of a storage medium | Apr 16, 2009 | Issued |
Array
(
[id] => 8308737
[patent_doc_number] => 08230281
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-24
[patent_title] => 'Techniques for boundary scan testing using transmitters and receivers'
[patent_app_type] => utility
[patent_app_number] => 12/422916
[patent_app_country] => US
[patent_app_date] => 2009-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6988
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12422916
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/422916 | Techniques for boundary scan testing using transmitters and receivers | Apr 12, 2009 | Issued |
Array
(
[id] => 7682500
[patent_doc_number] => 20100241911
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-23
[patent_title] => 'ADDRESS GENERATOR OF COMMUNICATION DATA INTERLEAVER AND COMMUNICATION DATA DECODING CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/419272
[patent_app_country] => US
[patent_app_date] => 2009-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6950
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0241/20100241911.pdf
[firstpage_image] =>[orig_patent_app_number] => 12419272
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/419272 | ADDRESS GENERATOR OF COMMUNICATION DATA INTERLEAVER AND COMMUNICATION DATA DECODING CIRCUIT | Apr 5, 2009 | Abandoned |
Array
(
[id] => 6324482
[patent_doc_number] => 20100244918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'SOFT ERROR AND TRANSIENT ERROR DETECTION DEVICE AND METHODS THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 12/415338
[patent_app_country] => US
[patent_app_date] => 2009-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6513
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0244/20100244918.pdf
[firstpage_image] =>[orig_patent_app_number] => 12415338
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/415338 | Soft error and transient error detection device and methods therefor | Mar 30, 2009 | Issued |