Dirk Wright

Array ( [id] => 6489445 [patent_doc_number] => 20020024879 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-28 [patent_title] => 'Semiconductor integrated circuit device provided with a logic circuit and a memory circuit and being capable of efficient interface between the same' [patent_app_type] => new [patent_app_number] => 09/814108 [patent_app_country] => US [patent_app_date] => 2001-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 9542 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20020024879.pdf [firstpage_image] =>[orig_patent_app_number] => 09814108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1546815 [patent_doc_number] => 06373745 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-04-16 [patent_title] => 'Semiconductor memory cell and semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 09/813530 [patent_app_country] => US [patent_app_date] => 2001-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 31 [patent_no_of_words] => 16945 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/373/06373745.pdf [firstpage_image] =>[orig_patent_app_number] => 09813530 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1410633 [patent_doc_number] => 06545933 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-08 [patent_title] => 'Semiconductor memory' [patent_app_type] => B2 [patent_app_number] => 09/811536 [patent_app_country] => US [patent_app_date] => 2001-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 31 [patent_no_of_words] => 13934 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/545/06545933.pdf [firstpage_image] =>[orig_patent_app_number] => 09811536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1538578 [patent_doc_number] => 06490201 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-12-03 [patent_title] => 'Non-volatile memory and method of non-volatile memory programming' [patent_app_type] => B2 [patent_app_number] => 09/810508 [patent_app_country] => US [patent_app_date] => 2001-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 30 [patent_no_of_words] => 14391 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/490/06490201.pdf [firstpage_image] =>[orig_patent_app_number] => 09810508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5998445 [patent_doc_number] => 20020027803 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-07 [patent_title] => 'Magnetic memory device and method of reading data in magnetic memory device' [patent_app_type] => new [patent_app_number] => 09/810406 [patent_app_country] => US [patent_app_date] => 2001-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 13680 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20020027803.pdf [firstpage_image] =>[orig_patent_app_number] => 09810406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7635500 [patent_doc_number] => 06381162 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Circuitry and method for controlling current surge on rails of parallel-pulldown-match-detect-type content addressable memory arrays' [patent_app_type] => B1 [patent_app_number] => 09/811809 [patent_app_country] => US [patent_app_date] => 2001-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3984 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 7 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/381/06381162.pdf [firstpage_image] =>[orig_patent_app_number] => 09811809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7623016 [patent_doc_number] => 06687149 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-03 [patent_title] => 'Volumetric electro-optical recording' [patent_app_type] => B2 [patent_app_number] => 09/810432 [patent_app_country] => US [patent_app_date] => 2001-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 4761 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/687/06687149.pdf [firstpage_image] =>[orig_patent_app_number] => 09810432 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5842293 [patent_doc_number] => 20020131319 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'Digital delay, digital phase shifter' [patent_app_type] => new [patent_app_number] => 09/809730 [patent_app_country] => US [patent_app_date] => 2001-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3433 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0131/20020131319.pdf [firstpage_image] =>[orig_patent_app_number] => 09809730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1429522 [patent_doc_number] => 06515925 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-04 [patent_title] => 'Balanced sense amplifier control for open digit line architecture memory devices' [patent_app_type] => B2 [patent_app_number] => 09/805933 [patent_app_country] => US [patent_app_date] => 2001-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3978 [patent_no_of_claims] => 73 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/515/06515925.pdf [firstpage_image] =>[orig_patent_app_number] => 09805933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5842277 [patent_doc_number] => 20020131313 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'HIGH FREQUENCY RANGE FOUR BIT PREFETCH OUTPUT DATA PATH' [patent_app_type] => new [patent_app_number] => 09/808506 [patent_app_country] => US [patent_app_date] => 2001-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 10113 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0131/20020131313.pdf [firstpage_image] =>[orig_patent_app_number] => 09808506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1463792 [patent_doc_number] => 06392955 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-05-21 [patent_title] => 'Circuit for eliminating idle cycles in a memory device' [patent_app_type] => B2 [patent_app_number] => 09/804010 [patent_app_country] => US [patent_app_date] => 2001-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 6717 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/392/06392955.pdf [firstpage_image] =>[orig_patent_app_number] => 09804010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6879619 [patent_doc_number] => 20010030905 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-18 [patent_title] => 'Force page paging scheme for microcontrollers of various sizes using data random access memory' [patent_app_type] => new [patent_app_number] => 09/799320 [patent_app_country] => US [patent_app_date] => 2001-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2317 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20010030905.pdf [firstpage_image] =>[orig_patent_app_number] => 09799320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6886229 [patent_doc_number] => 20010019498 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-06 [patent_title] => 'Ferroelectric memory capable of suppressing deterioration of dummy cells and drive method therefor' [patent_app_type] => new [patent_app_number] => 09/796605 [patent_app_country] => US [patent_app_date] => 2001-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3485 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20010019498.pdf [firstpage_image] =>[orig_patent_app_number] => 09796605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1555213 [patent_doc_number] => 06400643 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Semiconductor storage device with suppressed power consumption and reduced recovery time from suspend mode' [patent_app_type] => B1 [patent_app_number] => 09/796537 [patent_app_country] => US [patent_app_date] => 2001-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 7461 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/400/06400643.pdf [firstpage_image] =>[orig_patent_app_number] => 09796537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7639171 [patent_doc_number] => 06396746 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-05-28 [patent_title] => 'Semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 09/793602 [patent_app_country] => US [patent_app_date] => 2001-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 26 [patent_no_of_words] => 6181 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/396/06396746.pdf [firstpage_image] =>[orig_patent_app_number] => 09793602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1478480 [patent_doc_number] => 06388927 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Direct bit line-bit line defect detection test mode for SRAM' [patent_app_type] => B1 [patent_app_number] => 09/792102 [patent_app_country] => US [patent_app_date] => 2001-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5954 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/388/06388927.pdf [firstpage_image] =>[orig_patent_app_number] => 09792102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6898010 [patent_doc_number] => 20010046175 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-29 [patent_title] => 'Integrated circuit time delay measurement apparatus' [patent_app_type] => new [patent_app_number] => 09/788806 [patent_app_country] => US [patent_app_date] => 2001-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4155 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20010046175.pdf [firstpage_image] =>[orig_patent_app_number] => 09788806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6999312 [patent_doc_number] => 20010053093 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Wordline decoder for flash memory' [patent_app_type] => new [patent_app_number] => 09/785608 [patent_app_country] => US [patent_app_date] => 2001-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1689 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0053/20010053093.pdf [firstpage_image] =>[orig_patent_app_number] => 09785608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4346286 [patent_doc_number] => 06333880 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-25 [patent_title] => 'Semiconductor memory device capable of detecting high-voltage test command signal' [patent_app_type] => 1 [patent_app_number] => 9/783104 [patent_app_country] => US [patent_app_date] => 2001-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7208 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/333/06333880.pdf [firstpage_image] =>[orig_patent_app_number] => 783104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1442995 [patent_doc_number] => 06335881 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-01-01 [patent_title] => 'Method for programming a flash memory device' [patent_app_type] => B2 [patent_app_number] => 09/781932 [patent_app_country] => US [patent_app_date] => 2001-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3840 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/335/06335881.pdf [firstpage_image] =>[orig_patent_app_number] => 09781932 [rel_patent_id] =>[rel_patent_doc_number] =>)