
Diva Kakar Chander
Examiner (ID: 18550)
| Most Active Art Unit | 3763 |
| Art Unit(s) | 3763 |
| Total Applications | 355 |
| Issued Applications | 281 |
| Pending Applications | 2 |
| Abandoned Applications | 77 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20020400
[patent_doc_number] => 20250158622
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-15
[patent_title] => PULSE GENERATION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/922424
[patent_app_country] => US
[patent_app_date] => 2024-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5792
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18922424
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/922424 | PULSE GENERATION CIRCUIT | Oct 21, 2024 | Pending |
Array
(
[id] => 19697242
[patent_doc_number] => 20250015787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => PULSE DRIVE CIRCUIT AND SIGNAL TRANSMISSION DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/894333
[patent_app_country] => US
[patent_app_date] => 2024-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17095
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18894333
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/894333 | PULSE DRIVE CIRCUIT AND SIGNAL TRANSMISSION DEVICE | Sep 23, 2024 | Pending |
Array
(
[id] => 19697242
[patent_doc_number] => 20250015787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => PULSE DRIVE CIRCUIT AND SIGNAL TRANSMISSION DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/894333
[patent_app_country] => US
[patent_app_date] => 2024-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17095
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18894333
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/894333 | PULSE DRIVE CIRCUIT AND SIGNAL TRANSMISSION DEVICE | Sep 23, 2024 | Pending |
Array
(
[id] => 19867052
[patent_doc_number] => 20250105838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => DEVICE FOR INPUTTING ELEVATOR CALL COMMANDS AND ELEVATOR CONTROL SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/889776
[patent_app_country] => US
[patent_app_date] => 2024-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18889776
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/889776 | DEVICE FOR INPUTTING ELEVATOR CALL COMMANDS AND ELEVATOR CONTROL SYSTEM | Sep 18, 2024 | Pending |
Array
(
[id] => 19867052
[patent_doc_number] => 20250105838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => DEVICE FOR INPUTTING ELEVATOR CALL COMMANDS AND ELEVATOR CONTROL SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/889776
[patent_app_country] => US
[patent_app_date] => 2024-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18889776
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/889776 | DEVICE FOR INPUTTING ELEVATOR CALL COMMANDS AND ELEVATOR CONTROL SYSTEM | Sep 18, 2024 | Pending |
Array
(
[id] => 19843250
[patent_doc_number] => 12255658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Sub-sampling phase-locked loop circuit capable of avoiding harmonic locking
[patent_app_type] => utility
[patent_app_number] => 18/822563
[patent_app_country] => US
[patent_app_date] => 2024-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5117
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 983
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18822563
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/822563 | Sub-sampling phase-locked loop circuit capable of avoiding harmonic locking | Sep 2, 2024 | Issued |
Array
(
[id] => 19789086
[patent_doc_number] => 20250062765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => LEVEL SHIFTER
[patent_app_type] => utility
[patent_app_number] => 18/757441
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4527
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 341
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18757441
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/757441 | LEVEL SHIFTER | Jun 26, 2024 | Pending |
Array
(
[id] => 20197414
[patent_doc_number] => 20250274124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => LEVEL SHIFTER WITH INDEPENDENT DRIVER
[patent_app_type] => utility
[patent_app_number] => 18/755752
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4250
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755752
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/755752 | LEVEL SHIFTER WITH INDEPENDENT DRIVER | Jun 26, 2024 | Pending |
Array
(
[id] => 20197414
[patent_doc_number] => 20250274124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => LEVEL SHIFTER WITH INDEPENDENT DRIVER
[patent_app_type] => utility
[patent_app_number] => 18/755752
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4250
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755752
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/755752 | LEVEL SHIFTER WITH INDEPENDENT DRIVER | Jun 26, 2024 | Pending |
Array
(
[id] => 19789086
[patent_doc_number] => 20250062765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => LEVEL SHIFTER
[patent_app_type] => utility
[patent_app_number] => 18/757441
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4527
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 341
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18757441
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/757441 | LEVEL SHIFTER | Jun 26, 2024 | Pending |
Array
(
[id] => 20064241
[patent_doc_number] => 20250202463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => METHOD FOR REDUCING INFLUENCE OF NOISE ON SIGNAL LINE, DECODING CIRCUIT AND POWER PROVIDING/RECEIVING DEVICE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/749999
[patent_app_country] => US
[patent_app_date] => 2024-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18749999
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/749999 | METHOD FOR REDUCING INFLUENCE OF NOISE ON SIGNAL LINE, DECODING CIRCUIT AND POWER PROVIDING/RECEIVING DEVICE USING THE SAME | Jun 20, 2024 | Pending |
Array
(
[id] => 20064241
[patent_doc_number] => 20250202463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => METHOD FOR REDUCING INFLUENCE OF NOISE ON SIGNAL LINE, DECODING CIRCUIT AND POWER PROVIDING/RECEIVING DEVICE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/749999
[patent_app_country] => US
[patent_app_date] => 2024-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18749999
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/749999 | METHOD FOR REDUCING INFLUENCE OF NOISE ON SIGNAL LINE, DECODING CIRCUIT AND POWER PROVIDING/RECEIVING DEVICE USING THE SAME | Jun 20, 2024 | Pending |
Array
(
[id] => 19694712
[patent_doc_number] => 20250013257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => PROPORTIONAL TO ABSOLUTE TEMPERATURE VOLTAGE DETERMINATION WITHOUT DYNAMIC ELEMENT MATCHING
[patent_app_type] => utility
[patent_app_number] => 18/750152
[patent_app_country] => US
[patent_app_date] => 2024-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6796
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18750152
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/750152 | PROPORTIONAL TO ABSOLUTE TEMPERATURE VOLTAGE DETERMINATION WITHOUT DYNAMIC ELEMENT MATCHING | Jun 20, 2024 | Pending |
Array
(
[id] => 20410457
[patent_doc_number] => 20250379566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-11
[patent_title] => SERIAL INTERFACE BUS WITH GLITCH FILTERING
[patent_app_type] => utility
[patent_app_number] => 18/739820
[patent_app_country] => US
[patent_app_date] => 2024-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18739820
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/739820 | SERIAL INTERFACE BUS WITH GLITCH FILTERING | Jun 10, 2024 | Pending |
Array
(
[id] => 20410458
[patent_doc_number] => 20250379567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-11
[patent_title] => FAST-SETTLING DELAY LINE ASSISTED BY REPLICA DELAY LINE
[patent_app_type] => utility
[patent_app_number] => 18/738162
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738162
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738162 | FAST-SETTLING DELAY LINE ASSISTED BY REPLICA DELAY LINE | Jun 9, 2024 | Pending |
Array
(
[id] => 20410458
[patent_doc_number] => 20250379567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-11
[patent_title] => FAST-SETTLING DELAY LINE ASSISTED BY REPLICA DELAY LINE
[patent_app_type] => utility
[patent_app_number] => 18/738162
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738162
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738162 | FAST-SETTLING DELAY LINE ASSISTED BY REPLICA DELAY LINE | Jun 9, 2024 | Pending |
Array
(
[id] => 20410458
[patent_doc_number] => 20250379567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-11
[patent_title] => FAST-SETTLING DELAY LINE ASSISTED BY REPLICA DELAY LINE
[patent_app_type] => utility
[patent_app_number] => 18/738162
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738162
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738162 | FAST-SETTLING DELAY LINE ASSISTED BY REPLICA DELAY LINE | Jun 9, 2024 | Pending |
Array
(
[id] => 20469835
[patent_doc_number] => 12525878
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-13
[patent_title] => Shared pump structure that can dynamically adjust its phase ratio and control method thereof
[patent_app_type] => utility
[patent_app_number] => 18/736527
[patent_app_country] => US
[patent_app_date] => 2024-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 0
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18736527
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/736527 | SHARED PUMP STRUCTURE THAT CAN DYNAMICALLY ADJUST ITS PHASE RATIO AND CONTROL METHOD THEREOF | Jun 5, 2024 | Issued |
Array
(
[id] => 19620095
[patent_doc_number] => 20240405775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING MOS SWITCH
[patent_app_type] => utility
[patent_app_number] => 18/732804
[patent_app_country] => US
[patent_app_date] => 2024-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5564
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18732804
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/732804 | SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING MOS SWITCH | Jun 3, 2024 | Pending |
Array
(
[id] => 20397728
[patent_doc_number] => 20250373203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-04
[patent_title] => RADIO FREQUENCY (RF) CIRCUIT INCLUDING MIXER CONFIGURED FOR INDEPENDENT SECOND ORDER INTERCEPT POINT (IP2) CALIBRATION
[patent_app_type] => utility
[patent_app_number] => 18/678166
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18678166
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/678166 | RADIO FREQUENCY (RF) CIRCUIT INCLUDING MIXER CONFIGURED FOR INDEPENDENT SECOND ORDER INTERCEPT POINT (IP2) CALIBRATION | May 29, 2024 | Pending |