Diva Kakar Chander

Array ( [id] => 19469144 [patent_doc_number] => 20240322814 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-09-26 [patent_title] => BUFFER CIRCUIT FOR DRIVING A GAN POWER SWITCH AND CORRESPONDING DRIVER CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/604239 [patent_app_country] => US [patent_app_date] => 2024-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9181 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18604239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19469144 [patent_doc_number] => 20240322814 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-09-26 [patent_title] => BUFFER CIRCUIT FOR DRIVING A GAN POWER SWITCH AND CORRESPONDING DRIVER CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/604239 [patent_app_country] => US [patent_app_date] => 2024-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9181 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18604239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19485220 [patent_doc_number] => 20240333262 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-03 [patent_title] => SWITCHABLE TERMINATION RESISTANCE CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/596824 [patent_app_country] => US [patent_app_date] => 2024-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6111 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20210049 [patent_doc_number] => 20250279769 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-04 [patent_title] => CONSTANT POWER ACTIVE DISCHARGE OF ENERGY STORAGE CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/591835 [patent_app_country] => US [patent_app_date] => 2024-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2371 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20210049 [patent_doc_number] => 20250279769 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-04 [patent_title] => CONSTANT POWER ACTIVE DISCHARGE OF ENERGY STORAGE CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/591835 [patent_app_country] => US [patent_app_date] => 2024-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2371 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20197412 [patent_doc_number] => 20250274122 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-28 [patent_title] => INPUT BUFFER CIRCUIT HAVING VARIABLE THRESHOLD CIRCUITS [patent_app_type] => utility [patent_app_number] => 18/587077 [patent_app_country] => US [patent_app_date] => 2024-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7535 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18587077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20441982 [patent_doc_number] => 12512824 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-12-30 [patent_title] => Delay chain circuit and electronic device [patent_app_type] => utility [patent_app_number] => 18/586575 [patent_app_country] => US [patent_app_date] => 2024-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4990 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 305 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18586575 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19935594 [patent_doc_number] => 12308804 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-05-20 [patent_title] => Systems and methods for driving semiconductor devices and sensing device parameters [patent_app_type] => utility [patent_app_number] => 18/440255 [patent_app_country] => US [patent_app_date] => 2024-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4727 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18440255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19222294 [patent_doc_number] => 20240186998 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-06-06 [patent_title] => GATE DRIVER DEVICE HAVING A DRIVER CIRCUIT FOR SUPPLYING A BACKGATE DRIVE SIGNAL [patent_app_type] => utility [patent_app_number] => 18/439174 [patent_app_country] => US [patent_app_date] => 2024-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8108 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18439174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19385507 [patent_doc_number] => 20240275377 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-08-15 [patent_title] => HIGH-EFFICIENCY HIGH-SWING VOLTAGE MODE LOGIC DRIVER SYSTEMS AND METHODS [patent_app_type] => utility [patent_app_number] => 18/439756 [patent_app_country] => US [patent_app_date] => 2024-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3382 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18439756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19385507 [patent_doc_number] => 20240275377 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-08-15 [patent_title] => HIGH-EFFICIENCY HIGH-SWING VOLTAGE MODE LOGIC DRIVER SYSTEMS AND METHODS [patent_app_type] => utility [patent_app_number] => 18/439756 [patent_app_country] => US [patent_app_date] => 2024-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3382 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18439756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20168347 [patent_doc_number] => 20250260394 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-14 [patent_title] => MULTI-MODULUS DIVIDER [patent_app_type] => utility [patent_app_number] => 18/437020 [patent_app_country] => US [patent_app_date] => 2024-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3348 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18437020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20153997 [patent_doc_number] => 20250253835 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-07 [patent_title] => COMMON MODE TERMINATION MATCHING METHOD FOR DIGITAL COMMUNICATIONS [patent_app_type] => utility [patent_app_number] => 18/434480 [patent_app_country] => US [patent_app_date] => 2024-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3262 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18434480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20145100 [patent_doc_number] => 12379441 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-08-05 [patent_title] => Circuit assembly for correction of an input signal, use of the circuit assembly for detection of a physiological signal in a magnetic resonance (MR) system [patent_app_type] => utility [patent_app_number] => 18/432246 [patent_app_country] => US [patent_app_date] => 2024-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 0 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 295 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18432246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19727659 [patent_doc_number] => 20250030410 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-23 [patent_title] => INTEGRATED CIRCUIT WITH SHMOO DELAY CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/429773 [patent_app_country] => US [patent_app_date] => 2024-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8430 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18429773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19635366 [patent_doc_number] => 20240413815 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-12 [patent_title] => SIGNAL TRANSMISSION THROUGH LONG DELAY LINES [patent_app_type] => utility [patent_app_number] => 18/428584 [patent_app_country] => US [patent_app_date] => 2024-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3092 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18428584 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19189597 [patent_doc_number] => 20240168510 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-05-23 [patent_title] => BANDGAP REFERENCE WITH INPUT AMPLIFIER FOR NOISE REDUCTION [patent_app_type] => utility [patent_app_number] => 18/423948 [patent_app_country] => US [patent_app_date] => 2024-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3517 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -3 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18423948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19192258 [patent_doc_number] => 20240171171 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-05-23 [patent_title] => Bootstrapped switch [patent_app_type] => utility [patent_app_number] => 18/420814 [patent_app_country] => US [patent_app_date] => 2024-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4862 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 289 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18420814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20124968 [patent_doc_number] => 20250239999 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-24 [patent_title] => ELECTRICAL ASSEMBLY AND RELATED METHODS [patent_app_type] => utility [patent_app_number] => 18/418829 [patent_app_country] => US [patent_app_date] => 2024-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3358 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18418829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20103516 [patent_doc_number] => 20250233452 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-17 [patent_title] => RF-DC CONVERTER FOR ENERGY HARVESTING USING CMOS N-WELL PROCESS [patent_app_type] => utility [patent_app_number] => 18/410053 [patent_app_country] => US [patent_app_date] => 2024-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4657 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18410053 [rel_patent_id] =>[rel_patent_doc_number] =>)