
Do H. Yoo
Examiner (ID: 7566)
| Most Active Art Unit | 2511 |
| Art Unit(s) | 2824, 2818, 2502, 2511 |
| Total Applications | 794 |
| Issued Applications | 686 |
| Pending Applications | 18 |
| Abandoned Applications | 90 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19733866
[patent_doc_number] => 12211868
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Optical crosstalk mitigation for a detector array in an optical receiver
[patent_app_type] => utility
[patent_app_number] => 18/339281
[patent_app_country] => US
[patent_app_date] => 2023-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 6866
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18339281
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/339281 | Optical crosstalk mitigation for a detector array in an optical receiver | Jun 21, 2023 | Issued |
Array
(
[id] => 19577318
[patent_doc_number] => 20240381610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/315388
[patent_app_country] => US
[patent_app_date] => 2023-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11408
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18315388
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/315388 | INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD THEREOF | May 9, 2023 | Pending |
Array
(
[id] => 20347605
[patent_doc_number] => 12471343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-11
[patent_title] => Gate isolation features in semiconductor devices and methods of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/680615
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 57
[patent_figures_cnt] => 94
[patent_no_of_words] => 12019
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17680615
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/680615 | Gate isolation features in semiconductor devices and methods of fabricating the same | Feb 24, 2022 | Issued |
Array
(
[id] => 17886509
[patent_doc_number] => 20220301987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/644170
[patent_app_country] => US
[patent_app_date] => 2021-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17644170
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/644170 | SEMICONDUCTOR DEVICE | Dec 13, 2021 | Abandoned |
Array
(
[id] => 19912529
[patent_doc_number] => 12288748
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-29
[patent_title] => Semiconductor device structure with silicide portion between conductive plugs
[patent_app_type] => utility
[patent_app_number] => 17/522324
[patent_app_country] => US
[patent_app_date] => 2021-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 2036
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17522324
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/522324 | Semiconductor device structure with silicide portion between conductive plugs | Nov 8, 2021 | Issued |
Array
(
[id] => 17319300
[patent_doc_number] => 20210408350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/474076
[patent_app_country] => US
[patent_app_date] => 2021-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7838
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17474076
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/474076 | ELECTRONIC DEVICE | Sep 13, 2021 | Abandoned |
Array
(
[id] => 17886553
[patent_doc_number] => 20220302031
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/412871
[patent_app_country] => US
[patent_app_date] => 2021-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10746
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17412871
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/412871 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Aug 25, 2021 | Abandoned |
Array
(
[id] => 17403093
[patent_doc_number] => 20220045184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => SHIELDED GATE TRENCH MOSFET WITH ESD DIODE MANUFACTURED USING TWO POLY-SILICON LAYERS PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/314259
[patent_app_country] => US
[patent_app_date] => 2021-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4542
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17314259
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/314259 | SHIELDED GATE TRENCH MOSFET WITH ESD DIODE MANUFACTURED USING TWO POLY-SILICON LAYERS PROCESS | May 6, 2021 | Abandoned |
Array
(
[id] => 18040281
[patent_doc_number] => 20220384498
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => SOLID-STATE IMAGING DEVICE AND ELECTRONIC EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 17/755897
[patent_app_country] => US
[patent_app_date] => 2020-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17755897
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/755897 | SOLID-STATE IMAGING DEVICE AND ELECTRONIC EQUIPMENT | Nov 1, 2020 | Pending |
Array
(
[id] => 15939621
[patent_doc_number] => 20200161444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-21
[patent_title] => Manufacturing Method of Diode
[patent_app_type] => utility
[patent_app_number] => 16/673744
[patent_app_country] => US
[patent_app_date] => 2019-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1797
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16673744
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/673744 | Manufacturing Method of Diode | Nov 3, 2019 | Abandoned |
Array
(
[id] => 16120369
[patent_doc_number] => 20200212207
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => MANUFACTURING METHOD OF JUNCTION FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 16/668327
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5246
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16668327
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/668327 | MANUFACTURING METHOD OF JUNCTION FIELD EFFECT TRANSISTOR | Oct 29, 2019 | Abandoned |
Array
(
[id] => 15906093
[patent_doc_number] => 20200152567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => SYSTEM AND METHOD OF LAYING OUT CIRCUITS USING METAL OVERLAYS IN STANDARD CELL LIBRARY
[patent_app_type] => utility
[patent_app_number] => 16/525226
[patent_app_country] => US
[patent_app_date] => 2019-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7220
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16525226
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/525226 | SYSTEM AND METHOD OF LAYING OUT CIRCUITS USING METAL OVERLAYS IN STANDARD CELL LIBRARY | Jul 28, 2019 | Abandoned |
Array
(
[id] => 14351013
[patent_doc_number] => 20190157479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => PHOTODETECTION ELEMENT, PHOTODETECTOR, PHOTODETECTION SYSTEM AND LASER IMAGING DETECTION AND RANGING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/211836
[patent_app_country] => US
[patent_app_date] => 2018-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16211836
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/211836 | PHOTODETECTION ELEMENT, PHOTODETECTOR, PHOTODETECTION SYSTEM AND LASER IMAGING DETECTION AND RANGING APPARATUS | Dec 5, 2018 | Abandoned |
Array
(
[id] => 14509597
[patent_doc_number] => 20190198453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/194005
[patent_app_country] => US
[patent_app_date] => 2018-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16194005
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/194005 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Nov 15, 2018 | Abandoned |
Array
(
[id] => 14238695
[patent_doc_number] => 20190131520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => MEMORY CELL COMPRISING A PHASE-CHANGE MATERIAL
[patent_app_type] => utility
[patent_app_number] => 16/168131
[patent_app_country] => US
[patent_app_date] => 2018-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16168131
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/168131 | MEMORY CELL COMPRISING A PHASE-CHANGE MATERIAL | Oct 22, 2018 | Abandoned |
Array
(
[id] => 14191457
[patent_doc_number] => 20190115434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => SEMICONDUCTOR DEVICE AND SEMICONDUCTOR WAFER
[patent_app_type] => utility
[patent_app_number] => 16/160298
[patent_app_country] => US
[patent_app_date] => 2018-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6473
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16160298
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/160298 | SEMICONDUCTOR DEVICE AND SEMICONDUCTOR WAFER | Oct 14, 2018 | Abandoned |
Array
(
[id] => 14573465
[patent_doc_number] => 20190214340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => POWER MODULE
[patent_app_type] => utility
[patent_app_number] => 16/330845
[patent_app_country] => US
[patent_app_date] => 2017-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2033
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16330845
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/330845 | POWER MODULE | Jul 6, 2017 | Abandoned |
Array
(
[id] => 9772013
[patent_doc_number] => 20140295675
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-02
[patent_title] => 'SILICON OXIDE FILM FORMING METHOD AND SILICON OXIDE FILM FORMING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/226020
[patent_app_country] => US
[patent_app_date] => 2014-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8345
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14226020
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/226020 | SILICON OXIDE FILM FORMING METHOD AND SILICON OXIDE FILM FORMING APPARATUS | Mar 25, 2014 | Abandoned |
Array
(
[id] => 9613506
[patent_doc_number] => 20140203363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-24
[patent_title] => 'Extremely Thin Semiconductor-On-Insulator Field-Effect Transistor With An Epitaxial Source And Drain Having A Low External Resistance'
[patent_app_type] => utility
[patent_app_number] => 14/030365
[patent_app_country] => US
[patent_app_date] => 2013-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4966
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14030365
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/030365 | Extremely Thin Semiconductor-On-Insulator Field-Effect Transistor With An Epitaxial Source And Drain Having A Low External Resistance | Sep 17, 2013 | Abandoned |
Array
(
[id] => 9682593
[patent_doc_number] => 20140239356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/018775
[patent_app_country] => US
[patent_app_date] => 2013-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4903
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018775
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018775 | SEMICONDUCTOR DEVICE | Sep 4, 2013 | Abandoned |