Do H. Yoo

Array ( [id] => 3672447 [patent_doc_number] => 05625594 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-29 [patent_title] => 'Digital video memory' [patent_app_type] => 1 [patent_app_number] => 8/420544 [patent_app_country] => US [patent_app_date] => 1995-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5270 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/625/05625594.pdf [firstpage_image] =>[orig_patent_app_number] => 420544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3668108 [patent_doc_number] => 05627793 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-06 [patent_title] => 'Clock generation circuit having compensation for semiconductor manufacturing process variations' [patent_app_type] => 1 [patent_app_number] => 8/413789 [patent_app_country] => US [patent_app_date] => 1995-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4633 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/627/05627793.pdf [firstpage_image] =>[orig_patent_app_number] => 413789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3775052 [patent_doc_number] => 05844851 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'Anti-noise and auto-stand-by memory architecture' [patent_app_type] => 1 [patent_app_number] => 8/412553 [patent_app_country] => US [patent_app_date] => 1995-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3176 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/844/05844851.pdf [firstpage_image] =>[orig_patent_app_number] => 412553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3873665 [patent_doc_number] => 05793674 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Semiconductor integrated circuit device, manufacturing method thereof, and driving method for the same' [patent_app_type] => 1 [patent_app_number] => 8/409041 [patent_app_country] => US [patent_app_date] => 1995-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 6615 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793674.pdf [firstpage_image] =>[orig_patent_app_number] => 409041 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3706852 [patent_doc_number] => 05677880 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-14 [patent_title] => 'Semiconductor memory having redundancy circuit' [patent_app_type] => 1 [patent_app_number] => 8/407850 [patent_app_country] => US [patent_app_date] => 1995-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6680 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/677/05677880.pdf [firstpage_image] =>[orig_patent_app_number] => 407850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3590304 [patent_doc_number] => 05499211 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Bit-line precharge current limiter for CMOS dynamic memories' [patent_app_type] => 1 [patent_app_number] => 8/402442 [patent_app_country] => US [patent_app_date] => 1995-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1325 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499211.pdf [firstpage_image] =>[orig_patent_app_number] => 402442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3623522 [patent_doc_number] => 05535172 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Dual-port random access memory having reduced architecture' [patent_app_type] => 1 [patent_app_number] => 8/395443 [patent_app_country] => US [patent_app_date] => 1995-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5388 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/535/05535172.pdf [firstpage_image] =>[orig_patent_app_number] => 395443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3520827 [patent_doc_number] => 05563823 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Fast FLASH EPROM programming and pre-programming circuit design' [patent_app_type] => 1 [patent_app_number] => 8/393243 [patent_app_country] => US [patent_app_date] => 1995-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 6593 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/563/05563823.pdf [firstpage_image] =>[orig_patent_app_number] => 393243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3507705 [patent_doc_number] => 05532968 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-02 [patent_title] => 'Self refresh control circuit for memory cell array' [patent_app_type] => 1 [patent_app_number] => 8/392444 [patent_app_country] => US [patent_app_date] => 1995-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 5122 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/532/05532968.pdf [firstpage_image] =>[orig_patent_app_number] => 392444 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3586900 [patent_doc_number] => 05524092 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-04 [patent_title] => 'Multilayered ferroelectric-semiconductor memory-device' [patent_app_type] => 1 [patent_app_number] => 8/391239 [patent_app_country] => US [patent_app_date] => 1995-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2409 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/524/05524092.pdf [firstpage_image] =>[orig_patent_app_number] => 391239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3566154 [patent_doc_number] => 05544115 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Semiconductor memory device allowing selection of the number of sense amplifiers to be activated simultaneously' [patent_app_type] => 1 [patent_app_number] => 8/390261 [patent_app_country] => US [patent_app_date] => 1995-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 21 [patent_no_of_words] => 5309 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544115.pdf [firstpage_image] =>[orig_patent_app_number] => 390261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3632968 [patent_doc_number] => 05594691 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Address transition detection sensing interface for flash memory having multi-bit cells' [patent_app_type] => 1 [patent_app_number] => 8/389043 [patent_app_country] => US [patent_app_date] => 1995-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7528 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594691.pdf [firstpage_image] =>[orig_patent_app_number] => 389043 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3572873 [patent_doc_number] => 05526310 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-11 [patent_title] => 'Memory with latched output' [patent_app_type] => 1 [patent_app_number] => 8/389429 [patent_app_country] => US [patent_app_date] => 1995-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 3558 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/526/05526310.pdf [firstpage_image] =>[orig_patent_app_number] => 389429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3523478 [patent_doc_number] => 05513144 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-30 [patent_title] => 'On-chip memory redundancy circuitry for programmable non-volatile memories, and methods for programming same' [patent_app_type] => 1 [patent_app_number] => 8/387244 [patent_app_country] => US [patent_app_date] => 1995-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5161 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/513/05513144.pdf [firstpage_image] =>[orig_patent_app_number] => 387244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3598915 [patent_doc_number] => 05517470 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Nonvolatile control architecture' [patent_app_type] => 1 [patent_app_number] => 8/388042 [patent_app_country] => US [patent_app_date] => 1995-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 56 [patent_no_of_words] => 23178 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517470.pdf [firstpage_image] =>[orig_patent_app_number] => 388042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3704576 [patent_doc_number] => 05596530 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Flash EPROM with block erase flags for over-erase protection' [patent_app_type] => 1 [patent_app_number] => 8/383726 [patent_app_country] => US [patent_app_date] => 1995-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7709 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/596/05596530.pdf [firstpage_image] =>[orig_patent_app_number] => 383726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3741973 [patent_doc_number] => 05694361 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-02 [patent_title] => 'Output circuit' [patent_app_type] => 1 [patent_app_number] => 8/376089 [patent_app_country] => US [patent_app_date] => 1995-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 19 [patent_no_of_words] => 6131 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/694/05694361.pdf [firstpage_image] =>[orig_patent_app_number] => 376089 [rel_patent_id] =>[rel_patent_doc_number] =>)