
Dominic E. Rego
Examiner (ID: 392, Phone: (571)272-8132 , Office: P/2647 )
| Most Active Art Unit | 2647 |
| Art Unit(s) | 2648, 2618, 2647, 2684 |
| Total Applications | 1492 |
| Issued Applications | 1279 |
| Pending Applications | 77 |
| Abandoned Applications | 158 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 163600
[patent_doc_number] => 07671640
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-02
[patent_title] => 'Direct injection-locked frequency divider circuit with inductive-coupling feedback architecture'
[patent_app_type] => utility
[patent_app_number] => 12/143982
[patent_app_country] => US
[patent_app_date] => 2008-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3013
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 297
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/671/07671640.pdf
[firstpage_image] =>[orig_patent_app_number] => 12143982
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/143982 | Direct injection-locked frequency divider circuit with inductive-coupling feedback architecture | Jun 22, 2008 | Issued |
Array
(
[id] => 7724815
[patent_doc_number] => 08098088
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-01-17
[patent_title] => 'High-voltage switch using three FETS'
[patent_app_type] => utility
[patent_app_number] => 12/143133
[patent_app_country] => US
[patent_app_date] => 2008-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 31
[patent_no_of_words] => 8239
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/098/08098088.pdf
[firstpage_image] =>[orig_patent_app_number] => 12143133
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/143133 | High-voltage switch using three FETS | Jun 19, 2008 | Issued |
Array
(
[id] => 5395552
[patent_doc_number] => 20090315615
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'CHARGE COUPLED PUMP-EFFICIENT CHARGE PUMP REGULATOR WITH MOS CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 12/142179
[patent_app_country] => US
[patent_app_date] => 2008-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8956
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20090315615.pdf
[firstpage_image] =>[orig_patent_app_number] => 12142179
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/142179 | Charge coupled pump-efficient charge pump regulator with MOS capacitor | Jun 18, 2008 | Issued |
Array
(
[id] => 5499817
[patent_doc_number] => 20090160505
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-25
[patent_title] => 'POWER-UP CIRCUIT REDUCING VARIATION IN TRIGGERING VOLTAGE CAUSED BY VARIATION IN PROCESS OR TEMPERATURE IN SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/136350
[patent_app_country] => US
[patent_app_date] => 2008-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3869
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0160/20090160505.pdf
[firstpage_image] =>[orig_patent_app_number] => 12136350
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/136350 | POWER-UP CIRCUIT REDUCING VARIATION IN TRIGGERING VOLTAGE CAUSED BY VARIATION IN PROCESS OR TEMPERATURE IN SEMICONDUCTOR INTEGRATED CIRCUIT | Jun 9, 2008 | Abandoned |
Array
(
[id] => 5294312
[patent_doc_number] => 20090009238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-08
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 12/155281
[patent_app_country] => US
[patent_app_date] => 2008-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10429
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20090009238.pdf
[firstpage_image] =>[orig_patent_app_number] => 12155281
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/155281 | Semiconductor integrated circuit | Jun 1, 2008 | Issued |
Array
(
[id] => 5328445
[patent_doc_number] => 20090108922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-30
[patent_title] => 'Method and System for Managing Voltage Swings Across Field Effect Transistors'
[patent_app_type] => utility
[patent_app_number] => 12/129506
[patent_app_country] => US
[patent_app_date] => 2008-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4964
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20090108922.pdf
[firstpage_image] =>[orig_patent_app_number] => 12129506
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/129506 | Method and system for managing voltage swings across field effect transistors | May 28, 2008 | Issued |
Array
(
[id] => 5579090
[patent_doc_number] => 20090174436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-09
[patent_title] => 'INPUT SIGNAL LEVEL DETECTION APPARATUS AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/127172
[patent_app_country] => US
[patent_app_date] => 2008-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2416
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20090174436.pdf
[firstpage_image] =>[orig_patent_app_number] => 12127172
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/127172 | Input signal level detection apparatus and method | May 26, 2008 | Issued |
Array
(
[id] => 5488603
[patent_doc_number] => 20090289674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-26
[patent_title] => 'PHASE-LOCKED LOOP'
[patent_app_type] => utility
[patent_app_number] => 12/126989
[patent_app_country] => US
[patent_app_date] => 2008-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2119
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20090289674.pdf
[firstpage_image] =>[orig_patent_app_number] => 12126989
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/126989 | PHASE-LOCKED LOOP | May 25, 2008 | Abandoned |
Array
(
[id] => 134300
[patent_doc_number] => 07696789
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-13
[patent_title] => 'High-frequency signal detector'
[patent_app_type] => utility
[patent_app_number] => 12/153815
[patent_app_country] => US
[patent_app_date] => 2008-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7190
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/696/07696789.pdf
[firstpage_image] =>[orig_patent_app_number] => 12153815
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/153815 | High-frequency signal detector | May 22, 2008 | Issued |
Array
(
[id] => 55462
[patent_doc_number] => 07768342
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-08-03
[patent_title] => 'Bias circuit with non-linear temperature characteristics'
[patent_app_type] => utility
[patent_app_number] => 12/126846
[patent_app_country] => US
[patent_app_date] => 2008-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3234
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/768/07768342.pdf
[firstpage_image] =>[orig_patent_app_number] => 12126846
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/126846 | Bias circuit with non-linear temperature characteristics | May 22, 2008 | Issued |
Array
(
[id] => 7519473
[patent_doc_number] => 07973576
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-05
[patent_title] => 'Voltage controlled oscillators and phase-frequency locked loop circuit using the same'
[patent_app_type] => utility
[patent_app_number] => 12/124201
[patent_app_country] => US
[patent_app_date] => 2008-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 4298
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/973/07973576.pdf
[firstpage_image] =>[orig_patent_app_number] => 12124201
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/124201 | Voltage controlled oscillators and phase-frequency locked loop circuit using the same | May 20, 2008 | Issued |
Array
(
[id] => 5583340
[patent_doc_number] => 20090102542
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-23
[patent_title] => 'Switch with Reduced Insertion Loss'
[patent_app_type] => utility
[patent_app_number] => 12/123735
[patent_app_country] => US
[patent_app_date] => 2008-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3013
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20090102542.pdf
[firstpage_image] =>[orig_patent_app_number] => 12123735
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/123735 | Switch with reduced insertion loss | May 19, 2008 | Issued |
Array
(
[id] => 4789955
[patent_doc_number] => 20080290928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-27
[patent_title] => 'SWITCHING CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/123819
[patent_app_country] => US
[patent_app_date] => 2008-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10067
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0290/20080290928.pdf
[firstpage_image] =>[orig_patent_app_number] => 12123819
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/123819 | SWITCHING CIRCUIT | May 19, 2008 | Abandoned |
Array
(
[id] => 93621
[patent_doc_number] => 07737760
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-15
[patent_title] => 'Mixer having controllable load with reduced equivalent load value during switching transients of local oscillating signal'
[patent_app_type] => utility
[patent_app_number] => 12/123483
[patent_app_country] => US
[patent_app_date] => 2008-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2683
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/737/07737760.pdf
[firstpage_image] =>[orig_patent_app_number] => 12123483
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/123483 | Mixer having controllable load with reduced equivalent load value during switching transients of local oscillating signal | May 19, 2008 | Issued |
Array
(
[id] => 170003
[patent_doc_number] => 07667521
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-23
[patent_title] => 'Voltage switch circuit of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/122373
[patent_app_country] => US
[patent_app_date] => 2008-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3595
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/667/07667521.pdf
[firstpage_image] =>[orig_patent_app_number] => 12122373
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/122373 | Voltage switch circuit of semiconductor device | May 15, 2008 | Issued |
Array
(
[id] => 5550316
[patent_doc_number] => 20090284302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-19
[patent_title] => 'CONTROL CIRCUITS AND METHODS FOR CONTROLLING SWITCHING DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/121988
[patent_app_country] => US
[patent_app_date] => 2008-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 9407
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20090284302.pdf
[firstpage_image] =>[orig_patent_app_number] => 12121988
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/121988 | Control circuits and methods for controlling switching devices | May 15, 2008 | Issued |
Array
(
[id] => 4776503
[patent_doc_number] => 20080284501
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'REFERENCE BIAS CIRCUIT FOR COMPENSATING FOR PROCESS VARIATION'
[patent_app_type] => utility
[patent_app_number] => 12/121519
[patent_app_country] => US
[patent_app_date] => 2008-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5844
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20080284501.pdf
[firstpage_image] =>[orig_patent_app_number] => 12121519
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/121519 | REFERENCE BIAS CIRCUIT FOR COMPENSATING FOR PROCESS VARIATION | May 14, 2008 | Abandoned |
Array
(
[id] => 5328433
[patent_doc_number] => 20090108910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-30
[patent_title] => 'Very low power consumption solid state relay'
[patent_app_type] => utility
[patent_app_number] => 12/150440
[patent_app_country] => US
[patent_app_date] => 2008-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2656
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20090108910.pdf
[firstpage_image] =>[orig_patent_app_number] => 12150440
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/150440 | Very low power consumption solid state relay | Apr 27, 2008 | Issued |
Array
(
[id] => 169967
[patent_doc_number] => 07667501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-23
[patent_title] => 'Correlated double sampling technique'
[patent_app_type] => utility
[patent_app_number] => 12/051839
[patent_app_country] => US
[patent_app_date] => 2008-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 5317
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 457
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/667/07667501.pdf
[firstpage_image] =>[orig_patent_app_number] => 12051839
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/051839 | Correlated double sampling technique | Mar 18, 2008 | Issued |
Array
(
[id] => 5401833
[patent_doc_number] => 20090237146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-24
[patent_title] => 'Dynamic Voltage Pump Circuit and Method of Dynamically Generating an Output Supply Voltage Thereof'
[patent_app_type] => utility
[patent_app_number] => 12/050178
[patent_app_country] => US
[patent_app_date] => 2008-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3597
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20090237146.pdf
[firstpage_image] =>[orig_patent_app_number] => 12050178
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/050178 | Dynamic voltage pump circuit and method of dynamically generating an output supply voltage thereof | Mar 17, 2008 | Issued |