Dominique A Womack
Examiner (ID: 9934)
Most Active Art Unit | 1794 |
Art Unit(s) | 1794 |
Total Applications | 24 |
Issued Applications | 4 |
Pending Applications | 0 |
Abandoned Applications | 20 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18320949
[patent_doc_number] => 20230119077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/586685
[patent_app_country] => US
[patent_app_date] => 2022-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9694
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17586685
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/586685 | SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF | Jan 26, 2022 | Pending |
Array
(
[id] => 17599614
[patent_doc_number] => 20220149188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-12
[patent_title] => WRAP-AROUND BOTTOM CONTACT FOR BOTTOM SOURCE/DRAIN
[patent_app_type] => utility
[patent_app_number] => 17/583721
[patent_app_country] => US
[patent_app_date] => 2022-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8725
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17583721
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/583721 | Wrap-around bottom contact for bottom source/drain | Jan 24, 2022 | Issued |
Array
(
[id] => 18304593
[patent_doc_number] => 11626510
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-11
[patent_title] => Fin Field-Effect Transistor and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/582729
[patent_app_country] => US
[patent_app_date] => 2022-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 12172
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17582729
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/582729 | Fin Field-Effect Transistor and method of forming the same | Jan 23, 2022 | Issued |
Array
(
[id] => 18721657
[patent_doc_number] => 11799014
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Gate structure and methods thereof
[patent_app_type] => utility
[patent_app_number] => 17/576727
[patent_app_country] => US
[patent_app_date] => 2022-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 7502
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17576727
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/576727 | Gate structure and methods thereof | Jan 13, 2022 | Issued |
Array
(
[id] => 19213771
[patent_doc_number] => 12002845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-04
[patent_title] => Method of manufacturing a semiconductor device and a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/575145
[patent_app_country] => US
[patent_app_date] => 2022-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 78
[patent_no_of_words] => 10906
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17575145
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/575145 | Method of manufacturing a semiconductor device and a semiconductor device | Jan 12, 2022 | Issued |
Array
(
[id] => 18170414
[patent_doc_number] => 20230037025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE AND A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/575165
[patent_app_country] => US
[patent_app_date] => 2022-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8281
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17575165
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/575165 | Method of manufacturing a semiconductor device and a semiconductor device | Jan 12, 2022 | Issued |
Array
(
[id] => 18230279
[patent_doc_number] => 20230069273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => FIELD EFFECT TRANSISTOR, PREPARATION METHOD THEREOF AND INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/573852
[patent_app_country] => US
[patent_app_date] => 2022-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3149
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17573852
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/573852 | FIELD EFFECT TRANSISTOR, PREPARATION METHOD THEREOF AND INTEGRATED CIRCUIT | Jan 11, 2022 | Pending |
Array
(
[id] => 18522005
[patent_doc_number] => 11711915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-25
[patent_title] => Semiconductor devices and methods for fabricating thereof
[patent_app_type] => utility
[patent_app_number] => 17/570477
[patent_app_country] => US
[patent_app_date] => 2022-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 12251
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17570477
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/570477 | Semiconductor devices and methods for fabricating thereof | Jan 6, 2022 | Issued |
Array
(
[id] => 18767088
[patent_doc_number] => 11817502
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Three-dimensional field effect device
[patent_app_type] => utility
[patent_app_number] => 17/569133
[patent_app_country] => US
[patent_app_date] => 2022-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 9515
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17569133
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/569133 | Three-dimensional field effect device | Jan 4, 2022 | Issued |
Array
(
[id] => 17551806
[patent_doc_number] => 20220123148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/563238
[patent_app_country] => US
[patent_app_date] => 2021-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20017
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17563238
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/563238 | Semiconductor device | Dec 27, 2021 | Issued |
Array
(
[id] => 18608275
[patent_doc_number] => 11749754
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Active pattern structure and semiconductor device including the same
[patent_app_type] => utility
[patent_app_number] => 17/550712
[patent_app_country] => US
[patent_app_date] => 2021-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 32
[patent_no_of_words] => 6070
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17550712
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/550712 | Active pattern structure and semiconductor device including the same | Dec 13, 2021 | Issued |
Array
(
[id] => 19108770
[patent_doc_number] => 11961884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-16
[patent_title] => Fill structures with air gaps
[patent_app_type] => utility
[patent_app_number] => 17/549049
[patent_app_country] => US
[patent_app_date] => 2021-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 24
[patent_no_of_words] => 7465
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17549049
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/549049 | Fill structures with air gaps | Dec 12, 2021 | Issued |
Array
(
[id] => 18339006
[patent_doc_number] => 20230130955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => LATERAL DIFFUSED METAL OXIDE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/533056
[patent_app_country] => US
[patent_app_date] => 2021-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4357
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17533056
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/533056 | Lateral diffused metal oxide semiconductor device | Nov 21, 2021 | Issued |
Array
(
[id] => 17477658
[patent_doc_number] => 20220085162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => METHOD FOR FORMING MULTI-GATE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/532681
[patent_app_country] => US
[patent_app_date] => 2021-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10040
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17532681
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/532681 | Method for forming multi-gate semiconductor device | Nov 21, 2021 | Issued |
Array
(
[id] => 18381910
[patent_doc_number] => 20230157001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/455668
[patent_app_country] => US
[patent_app_date] => 2021-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5115
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17455668
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/455668 | Semiconductor device and method of fabricating the same | Nov 17, 2021 | Issued |
Array
(
[id] => 17463911
[patent_doc_number] => 20220077217
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/525968
[patent_app_country] => US
[patent_app_date] => 2021-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4436
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17525968
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/525968 | Semiconductor device | Nov 14, 2021 | Issued |
Array
(
[id] => 17780254
[patent_doc_number] => 20220246604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => CAPACITOR INTEGRATED IN FINFET DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/520527
[patent_app_country] => US
[patent_app_date] => 2021-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5462
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 363
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17520527
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/520527 | Capacitor integrated in FinFET device and method for fabricating the same | Nov 4, 2021 | Issued |
Array
(
[id] => 19093911
[patent_doc_number] => 11955376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Etch damage and ESL free dual damascene metal interconnect
[patent_app_type] => utility
[patent_app_number] => 17/518885
[patent_app_country] => US
[patent_app_date] => 2021-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 15
[patent_no_of_words] => 4449
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17518885
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/518885 | Etch damage and ESL free dual damascene metal interconnect | Nov 3, 2021 | Issued |
Array
(
[id] => 18767082
[patent_doc_number] => 11817496
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => High voltage semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/515573
[patent_app_country] => US
[patent_app_date] => 2021-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7011
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17515573
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/515573 | High voltage semiconductor device | Oct 31, 2021 | Issued |
Array
(
[id] => 17417121
[patent_doc_number] => 20220052025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => Semiconductor Device and Method of Forming Embedded Die Substrate, and System-in-Package Modules with the Same
[patent_app_type] => utility
[patent_app_number] => 17/452824
[patent_app_country] => US
[patent_app_date] => 2021-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17452824
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/452824 | Semiconductor device and method of forming embedded die substrate, and system-in-package modules with the same | Oct 28, 2021 | Issued |