| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3058267
[patent_doc_number] => 05287458
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-15
[patent_title] => 'Buffered asynchronous communications elements with receive/transmit control and status reporting'
[patent_app_type] => 1
[patent_app_number] => 8/038713
[patent_app_country] => US
[patent_app_date] => 1993-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 13
[patent_no_of_words] => 8310
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/287/05287458.pdf
[firstpage_image] =>[orig_patent_app_number] => 038713
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/038713 | Buffered asynchronous communications elements with receive/transmit control and status reporting | Mar 25, 1993 | Issued |
Array
(
[id] => 3111012
[patent_doc_number] => 05293630
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-08
[patent_title] => 'Method of returning a data structure from a callee function to a caller function for the C programming language'
[patent_app_type] => 1
[patent_app_number] => 7/970582
[patent_app_country] => US
[patent_app_date] => 1992-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4426
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/293/05293630.pdf
[firstpage_image] =>[orig_patent_app_number] => 970582
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/970582 | Method of returning a data structure from a callee function to a caller function for the C programming language | Oct 25, 1992 | Issued |
Array
(
[id] => 2913930
[patent_doc_number] => 05218689
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-08
[patent_title] => 'Single disk emulation interface for an array of asynchronously operating disk drives'
[patent_app_type] => 1
[patent_app_number] => 7/897600
[patent_app_country] => US
[patent_app_date] => 1992-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7750
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 337
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/218/05218689.pdf
[firstpage_image] =>[orig_patent_app_number] => 897600
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/897600 | Single disk emulation interface for an array of asynchronously operating disk drives | Jun 9, 1992 | Issued |
| 07/892715 | ROBUST LOGICAL RING IN A VIRTUAL SINGLE MACHINE | May 28, 1992 | Abandoned |
Array
(
[id] => 2990536
[patent_doc_number] => 05257395
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-26
[patent_title] => 'Methods and circuit for implementing and arbitrary graph on a polymorphic mesh'
[patent_app_type] => 1
[patent_app_number] => 7/890281
[patent_app_country] => US
[patent_app_date] => 1992-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 37
[patent_no_of_words] => 4989
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/257/05257395.pdf
[firstpage_image] =>[orig_patent_app_number] => 890281
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/890281 | Methods and circuit for implementing and arbitrary graph on a polymorphic mesh | May 25, 1992 | Issued |
Array
(
[id] => 2939780
[patent_doc_number] => 05187790
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-02-16
[patent_title] => 'Server impersonation of client processes in an object based computer operating system'
[patent_app_type] => 1
[patent_app_number] => 7/873359
[patent_app_country] => US
[patent_app_date] => 1992-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 23
[patent_no_of_words] => 19884
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 321
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/187/05187790.pdf
[firstpage_image] =>[orig_patent_app_number] => 873359
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/873359 | Server impersonation of client processes in an object based computer operating system | Apr 20, 1992 | Issued |
| 07/865886 | CONTROL METHOD FOR A C.P.U. IN A COMPUTER SYSTEM FOR CONTROLLING A MANUFACTURING LINE | Apr 8, 1992 | Abandoned |
Array
(
[id] => 2972411
[patent_doc_number] => 05274545
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-28
[patent_title] => 'Device and method for providing accurate time and/or frequency'
[patent_app_type] => 1
[patent_app_number] => 7/864167
[patent_app_country] => US
[patent_app_date] => 1992-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4246
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/274/05274545.pdf
[firstpage_image] =>[orig_patent_app_number] => 864167
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/864167 | Device and method for providing accurate time and/or frequency | Apr 2, 1992 | Issued |
Array
(
[id] => 2904811
[patent_doc_number] => 05210834
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-11
[patent_title] => 'High speed transfer of instructions from a master to a slave processor'
[patent_app_type] => 1
[patent_app_number] => 7/840607
[patent_app_country] => US
[patent_app_date] => 1992-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4021
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/210/05210834.pdf
[firstpage_image] =>[orig_patent_app_number] => 840607
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/840607 | High speed transfer of instructions from a master to a slave processor | Feb 19, 1992 | Issued |
Array
(
[id] => 2980092
[patent_doc_number] => 05202970
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-13
[patent_title] => 'Method for sharing memory in a multiprocessor system'
[patent_app_type] => 1
[patent_app_number] => 7/834867
[patent_app_country] => US
[patent_app_date] => 1992-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4685
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/202/05202970.pdf
[firstpage_image] =>[orig_patent_app_number] => 834867
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/834867 | Method for sharing memory in a multiprocessor system | Feb 12, 1992 | Issued |
Array
(
[id] => 2998633
[patent_doc_number] => 05251302
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-05
[patent_title] => 'Network interface board having memory mapped mailbox registers including alarm registers for storing prioritized alarm messages from programmable logic controllers'
[patent_app_type] => 1
[patent_app_number] => 7/815565
[patent_app_country] => US
[patent_app_date] => 1991-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 3707
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 317
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/251/05251302.pdf
[firstpage_image] =>[orig_patent_app_number] => 815565
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/815565 | Network interface board having memory mapped mailbox registers including alarm registers for storing prioritized alarm messages from programmable logic controllers | Dec 25, 1991 | Issued |
Array
(
[id] => 2928172
[patent_doc_number] => 05179705
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-01-12
[patent_title] => 'Asynchronous arbiter state machine for arbitrating between operating devices requesting access to a shared resource'
[patent_app_type] => 1
[patent_app_number] => 7/793306
[patent_app_country] => US
[patent_app_date] => 1991-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4029
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/179/05179705.pdf
[firstpage_image] =>[orig_patent_app_number] => 793306
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/793306 | Asynchronous arbiter state machine for arbitrating between operating devices requesting access to a shared resource | Nov 13, 1991 | Issued |
| 07/789536 | DATA PROCESSING APPARATUS ADAPTED FOR DIRECT COUPLING TO DIFFERENT TYPES OF EXTERNAL DEVICES | Nov 7, 1991 | Abandoned |
Array
(
[id] => 2929791
[patent_doc_number] => 05193158
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-03-09
[patent_title] => 'Method and apparatus for exception handling in pipeline processors having mismatched instruction pipeline depths'
[patent_app_type] => 1
[patent_app_number] => 7/780527
[patent_app_country] => US
[patent_app_date] => 1991-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2694
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/193/05193158.pdf
[firstpage_image] =>[orig_patent_app_number] => 780527
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/780527 | Method and apparatus for exception handling in pipeline processors having mismatched instruction pipeline depths | Oct 17, 1991 | Issued |
| 07/774131 | OP BRANCHING FOR STARTING MICRO-ROUTINES | Oct 14, 1991 | Abandoned |
Array
(
[id] => 2799742
[patent_doc_number] => 05155851
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-10-13
[patent_title] => 'Routing an incoming data stream to parallel processing stations'
[patent_app_type] => 1
[patent_app_number] => 7/762610
[patent_app_country] => US
[patent_app_date] => 1991-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2421
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/155/05155851.pdf
[firstpage_image] =>[orig_patent_app_number] => 762610
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/762610 | Routing an incoming data stream to parallel processing stations | Sep 18, 1991 | Issued |
Array
(
[id] => 2812894
[patent_doc_number] => 05140690
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-18
[patent_title] => 'Least-recently-used circuit'
[patent_app_type] => 1
[patent_app_number] => 7/759643
[patent_app_country] => US
[patent_app_date] => 1991-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4134
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 467
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/140/05140690.pdf
[firstpage_image] =>[orig_patent_app_number] => 759643
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/759643 | Least-recently-used circuit | Sep 11, 1991 | Issued |
Array
(
[id] => 2843141
[patent_doc_number] => 05175842
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-29
[patent_title] => 'Data storage control system capable of reading data immediately after powered on'
[patent_app_type] => 1
[patent_app_number] => 7/744831
[patent_app_country] => US
[patent_app_date] => 1991-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2022
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/175/05175842.pdf
[firstpage_image] =>[orig_patent_app_number] => 744831
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/744831 | Data storage control system capable of reading data immediately after powered on | Aug 12, 1991 | Issued |
Array
(
[id] => 2854694
[patent_doc_number] => 05138611
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-11
[patent_title] => 'Blocking message transmission or signaling error in response to message addresses in a computer interconnect coupler for clusters of data processing devices'
[patent_app_type] => 1
[patent_app_number] => 7/744829
[patent_app_country] => US
[patent_app_date] => 1991-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 31
[patent_no_of_words] => 20800
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 372
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/138/05138611.pdf
[firstpage_image] =>[orig_patent_app_number] => 744829
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/744829 | Blocking message transmission or signaling error in response to message addresses in a computer interconnect coupler for clusters of data processing devices | Aug 11, 1991 | Issued |
Array
(
[id] => 3023896
[patent_doc_number] => 05276826
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-01-04
[patent_title] => 'Apparatus for transforming addresses to provide pseudo-random access to memory modules'
[patent_app_type] => 1
[patent_app_number] => 7/742442
[patent_app_country] => US
[patent_app_date] => 1991-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 13721
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/276/05276826.pdf
[firstpage_image] =>[orig_patent_app_number] => 742442
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/742442 | Apparatus for transforming addresses to provide pseudo-random access to memory modules | Aug 4, 1991 | Issued |