Don M. Anderson

Array ( [id] => 2889432 [patent_doc_number] => 05109334 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-04-28 [patent_title] => 'Memory management unit capable of expanding the offset part of the physical address' [patent_app_type] => 1 [patent_app_number] => 7/262861 [patent_app_country] => US [patent_app_date] => 1988-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2625 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/109/05109334.pdf [firstpage_image] =>[orig_patent_app_number] => 262861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2774946 [patent_doc_number] => 05006982 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-09 [patent_title] => 'Method of increasing the bandwidth of a packet bus by reordering reply packets' [patent_app_type] => 1 [patent_app_number] => 7/261047 [patent_app_country] => US [patent_app_date] => 1988-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 7636 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 394 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/006/05006982.pdf [firstpage_image] =>[orig_patent_app_number] => 261047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2794054 [patent_doc_number] => 05093781 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-03 [patent_title] => 'Cellular network assignment processor using minimum/maximum convergence technique' [patent_app_type] => 1 [patent_app_number] => 7/255692 [patent_app_country] => US [patent_app_date] => 1988-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4076 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/093/05093781.pdf [firstpage_image] =>[orig_patent_app_number] => 255692 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2721354 [patent_doc_number] => 05010481 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-23 [patent_title] => 'Main memory control system for virtual machine' [patent_app_type] => 1 [patent_app_number] => 7/254709 [patent_app_country] => US [patent_app_date] => 1988-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2151 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 332 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/010/05010481.pdf [firstpage_image] =>[orig_patent_app_number] => 254709 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2765582 [patent_doc_number] => 05043886 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-27 [patent_title] => 'Load/store with write-intent for write-back caches' [patent_app_type] => 1 [patent_app_number] => 7/245263 [patent_app_country] => US [patent_app_date] => 1988-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3749 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 302 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/043/05043886.pdf [firstpage_image] =>[orig_patent_app_number] => 245263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2600375 [patent_doc_number] => D0306427 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-06 [patent_title] => 'Data selective switch or similar article' [patent_app_type] => 4 [patent_app_number] => 7/286118 [patent_app_country] => US [patent_app_date] => 1988-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 86 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/D0/306/D0306427.pdf [firstpage_image] =>[orig_patent_app_number] => 286118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2600375 [patent_doc_number] => D0306427 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-06 [patent_title] => 'Data selective switch or similar article' [patent_app_type] => 4 [patent_app_number] => 7/286118 [patent_app_country] => US [patent_app_date] => 1988-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 86 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/D0/306/D0306427.pdf [firstpage_image] =>[orig_patent_app_number] => 286118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2799889 [patent_doc_number] => 05101478 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-31 [patent_title] => 'I/O structure for information processing system' [patent_app_type] => 1 [patent_app_number] => 7/228768 [patent_app_country] => US [patent_app_date] => 1988-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 25 [patent_no_of_words] => 24549 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 333 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/101/05101478.pdf [firstpage_image] =>[orig_patent_app_number] => 228768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2754588 [patent_doc_number] => 05023829 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-06-11 [patent_title] => 'Data transfer system having a channel adapter with varying data transfer lengths' [patent_app_type] => 1 [patent_app_number] => 7/226277 [patent_app_country] => US [patent_app_date] => 1988-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3446 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/023/05023829.pdf [firstpage_image] =>[orig_patent_app_number] => 226277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2741608 [patent_doc_number] => 05032985 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-16 [patent_title] => 'Multiprocessor system with memory fetch buffer invoked during cross-interrogation' [patent_app_type] => 1 [patent_app_number] => 7/222678 [patent_app_country] => US [patent_app_date] => 1988-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3085 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/032/05032985.pdf [firstpage_image] =>[orig_patent_app_number] => 222678 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2733707 [patent_doc_number] => 05058002 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-15 [patent_title] => 'Page splitting method and apparatus for a database stored in a plurality of memory storage units' [patent_app_type] => 1 [patent_app_number] => 7/206324 [patent_app_country] => US [patent_app_date] => 1988-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 3999 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/058/05058002.pdf [firstpage_image] =>[orig_patent_app_number] => 206324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2872797 [patent_doc_number] => 05167031 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-24 [patent_title] => 'Variable frequency clock pulse generator for microcomputer' [patent_app_type] => 1 [patent_app_number] => 7/192363 [patent_app_country] => US [patent_app_date] => 1988-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2215 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 311 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/167/05167031.pdf [firstpage_image] =>[orig_patent_app_number] => 192363 [rel_patent_id] =>[rel_patent_doc_number] =>)