
Don P. Le
Examiner (ID: 5300, Phone: (571)272-1806 , Office: P/2844 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2844, 2819 |
| Total Applications | 2669 |
| Issued Applications | 2528 |
| Pending Applications | 46 |
| Abandoned Applications | 99 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4533810
[patent_doc_number] => 07924054
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-04-12
[patent_title] => 'Latency measurements for wireless communications'
[patent_app_type] => utility
[patent_app_number] => 12/706227
[patent_app_country] => US
[patent_app_date] => 2010-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3513
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/924/07924054.pdf
[firstpage_image] =>[orig_patent_app_number] => 12706227
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/706227 | Latency measurements for wireless communications | Feb 15, 2010 | Issued |
Array
(
[id] => 6524421
[patent_doc_number] => 20100231262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-16
[patent_title] => 'ADDRESS DECODER AND METHOD FOR SETTING AN ADDRESS'
[patent_app_type] => utility
[patent_app_number] => 12/704497
[patent_app_country] => US
[patent_app_date] => 2010-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3955
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0231/20100231262.pdf
[firstpage_image] =>[orig_patent_app_number] => 12704497
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/704497 | Address decoder and method for setting an address | Feb 10, 2010 | Issued |
Array
(
[id] => 8690675
[patent_doc_number] => 08390204
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-03-05
[patent_title] => 'Automated memorial system'
[patent_app_type] => utility
[patent_app_number] => 12/702279
[patent_app_country] => US
[patent_app_date] => 2010-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 7689
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12702279
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/702279 | Automated memorial system | Feb 7, 2010 | Issued |
Array
(
[id] => 6241502
[patent_doc_number] => 20100134142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-03
[patent_title] => 'PROGRAMMABLE LOGIC DEVICE WITH A MICROCONTROLLER-BASED CONTROL SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/701068
[patent_app_country] => US
[patent_app_date] => 2010-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9579
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0134/20100134142.pdf
[firstpage_image] =>[orig_patent_app_number] => 12701068
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/701068 | Programmable logic device with a microcontroller-based control system | Feb 4, 2010 | Issued |
Array
(
[id] => 8190714
[patent_doc_number] => 08183887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-22
[patent_title] => 'High speed signaling system with adaptive transmit pre-emphasis'
[patent_app_type] => utility
[patent_app_number] => 12/693285
[patent_app_country] => US
[patent_app_date] => 2010-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 33
[patent_no_of_words] => 33541
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/183/08183887.pdf
[firstpage_image] =>[orig_patent_app_number] => 12693285
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/693285 | High speed signaling system with adaptive transmit pre-emphasis | Jan 24, 2010 | Issued |
Array
(
[id] => 4554698
[patent_doc_number] => 07961006
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-14
[patent_title] => 'Semiconductor device and electronic apparatus having the same'
[patent_app_type] => utility
[patent_app_number] => 12/692893
[patent_app_country] => US
[patent_app_date] => 2010-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 65
[patent_figures_cnt] => 112
[patent_no_of_words] => 43824
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/961/07961006.pdf
[firstpage_image] =>[orig_patent_app_number] => 12692893
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/692893 | Semiconductor device and electronic apparatus having the same | Jan 24, 2010 | Issued |
Array
(
[id] => 4473153
[patent_doc_number] => 07944243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-17
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 12/656219
[patent_app_country] => US
[patent_app_date] => 2010-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 7072
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/944/07944243.pdf
[firstpage_image] =>[orig_patent_app_number] => 12656219
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/656219 | Semiconductor integrated circuit | Jan 20, 2010 | Issued |
Array
(
[id] => 6435879
[patent_doc_number] => 20100188010
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-29
[patent_title] => 'LIGHT SOURCE DEVICE AND PROJECTOR'
[patent_app_type] => utility
[patent_app_number] => 12/689564
[patent_app_country] => US
[patent_app_date] => 2010-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10311
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20100188010.pdf
[firstpage_image] =>[orig_patent_app_number] => 12689564
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/689564 | Light source device and projector | Jan 18, 2010 | Issued |
Array
(
[id] => 5981741
[patent_doc_number] => 20110072275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-24
[patent_title] => 'Detecting counterfeit products'
[patent_app_type] => utility
[patent_app_number] => 12/655585
[patent_app_country] => US
[patent_app_date] => 2009-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3715
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20110072275.pdf
[firstpage_image] =>[orig_patent_app_number] => 12655585
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/655585 | Detecting counterfeit products | Dec 30, 2009 | Issued |
Array
(
[id] => 8653613
[patent_doc_number] => 08373364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Smart monitoring of light emitting diode strings'
[patent_app_type] => utility
[patent_app_number] => 12/648610
[patent_app_country] => US
[patent_app_date] => 2009-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 10012
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12648610
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/648610 | Smart monitoring of light emitting diode strings | Dec 28, 2009 | Issued |
Array
(
[id] => 6406628
[patent_doc_number] => 20100166129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-01
[patent_title] => 'DATA TRANSMITTING DEVICE AND DATA RECEIVING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/647509
[patent_app_country] => US
[patent_app_date] => 2009-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4066
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20100166129.pdf
[firstpage_image] =>[orig_patent_app_number] => 12647509
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/647509 | Data transmitting device and data receiving device | Dec 26, 2009 | Issued |
Array
(
[id] => 4610852
[patent_doc_number] => 07994812
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-09
[patent_title] => 'Calibration circuit, semiconductor device including the same, and data processing system'
[patent_app_type] => utility
[patent_app_number] => 12/654253
[patent_app_country] => US
[patent_app_date] => 2009-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8096
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/994/07994812.pdf
[firstpage_image] =>[orig_patent_app_number] => 12654253
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/654253 | Calibration circuit, semiconductor device including the same, and data processing system | Dec 14, 2009 | Issued |
Array
(
[id] => 6282320
[patent_doc_number] => 20100156456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-24
[patent_title] => 'Integrated Circuit with Delay Selecting Input Selection Circuitry'
[patent_app_type] => utility
[patent_app_number] => 12/637745
[patent_app_country] => US
[patent_app_date] => 2009-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 24816
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20100156456.pdf
[firstpage_image] =>[orig_patent_app_number] => 12637745
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/637745 | Integrated circuit with delay selecting input selection circuitry | Dec 13, 2009 | Issued |
Array
(
[id] => 44011
[patent_doc_number] => 07782089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-24
[patent_title] => 'Multi-state latches from n-state reversible inverters'
[patent_app_type] => utility
[patent_app_number] => 12/635307
[patent_app_country] => US
[patent_app_date] => 2009-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 25
[patent_no_of_words] => 11292
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/782/07782089.pdf
[firstpage_image] =>[orig_patent_app_number] => 12635307
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/635307 | Multi-state latches from n-state reversible inverters | Dec 9, 2009 | Issued |
Array
(
[id] => 4477932
[patent_doc_number] => 07868651
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-01-11
[patent_title] => 'Off-die termination of memory module signal lines'
[patent_app_type] => utility
[patent_app_number] => 12/632858
[patent_app_country] => US
[patent_app_date] => 2009-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 6352
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/868/07868651.pdf
[firstpage_image] =>[orig_patent_app_number] => 12632858
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/632858 | Off-die termination of memory module signal lines | Dec 7, 2009 | Issued |
Array
(
[id] => 4477941
[patent_doc_number] => 07868652
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-01-11
[patent_title] => 'Off-die termination module with a spring loaded pin in a DIMM socket'
[patent_app_type] => utility
[patent_app_number] => 12/632864
[patent_app_country] => US
[patent_app_date] => 2009-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4646
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/868/07868652.pdf
[firstpage_image] =>[orig_patent_app_number] => 12632864
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/632864 | Off-die termination module with a spring loaded pin in a DIMM socket | Dec 7, 2009 | Issued |
Array
(
[id] => 14893
[patent_doc_number] => 07808281
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-10-05
[patent_title] => 'Differential common mode logic driver with switching control circuit'
[patent_app_type] => utility
[patent_app_number] => 12/632756
[patent_app_country] => US
[patent_app_date] => 2009-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3255
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/808/07808281.pdf
[firstpage_image] =>[orig_patent_app_number] => 12632756
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/632756 | Differential common mode logic driver with switching control circuit | Dec 6, 2009 | Issued |
Array
(
[id] => 6355273
[patent_doc_number] => 20100073024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-25
[patent_title] => 'ARCHITECTURE AND INTERCONNECT SCHEME FOR PROGRAMMABLE LOGIC CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 12/630679
[patent_app_country] => US
[patent_app_date] => 2009-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7020
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20100073024.pdf
[firstpage_image] =>[orig_patent_app_number] => 12630679
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/630679 | ARCHITECTURE AND INTERCONNECT SCHEME FOR PROGRAMMABLE LOGIC CIRCUITS | Dec 2, 2009 | Abandoned |
Array
(
[id] => 4588027
[patent_doc_number] => 07852118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-14
[patent_title] => 'High speed conditional back bias virtual ground restoration circuit'
[patent_app_type] => utility
[patent_app_number] => 12/629237
[patent_app_country] => US
[patent_app_date] => 2009-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3525
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/852/07852118.pdf
[firstpage_image] =>[orig_patent_app_number] => 12629237
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/629237 | High speed conditional back bias virtual ground restoration circuit | Dec 1, 2009 | Issued |
Array
(
[id] => 14989
[patent_doc_number] => 07804326
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-09-28
[patent_title] => 'Voltage level shifter'
[patent_app_type] => utility
[patent_app_number] => 12/627107
[patent_app_country] => US
[patent_app_date] => 2009-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3533
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/804/07804326.pdf
[firstpage_image] =>[orig_patent_app_number] => 12627107
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/627107 | Voltage level shifter | Nov 29, 2009 | Issued |