
Don P. Le
Examiner (ID: 5300, Phone: (571)272-1806 , Office: P/2844 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2844, 2819 |
| Total Applications | 2669 |
| Issued Applications | 2528 |
| Pending Applications | 46 |
| Abandoned Applications | 99 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6575948
[patent_doc_number] => 20100061005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-11
[patent_title] => 'High speed digital signaling apparatus and method using reflected signals to increase total delivered current'
[patent_app_type] => utility
[patent_app_number] => 12/283225
[patent_app_country] => US
[patent_app_date] => 2008-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7278
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20100061005.pdf
[firstpage_image] =>[orig_patent_app_number] => 12283225
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/283225 | High speed digital signaling apparatus and method using reflected signals to increase total delivered current | Sep 8, 2008 | Issued |
Array
(
[id] => 179270
[patent_doc_number] => 07656981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-02
[patent_title] => 'High speed signaling system with adaptive transmit pre-emphasis'
[patent_app_type] => utility
[patent_app_number] => 12/206629
[patent_app_country] => US
[patent_app_date] => 2008-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 33
[patent_no_of_words] => 33429
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/656/07656981.pdf
[firstpage_image] =>[orig_patent_app_number] => 12206629
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/206629 | High speed signaling system with adaptive transmit pre-emphasis | Sep 7, 2008 | Issued |
Array
(
[id] => 8534016
[patent_doc_number] => 08310174
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-13
[patent_title] => 'Lighting method and lighting apparatus for a high pressure discharge lamp, a high pressure discharge lamp apparatus, and a projection-type image display apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/667223
[patent_app_country] => US
[patent_app_date] => 2008-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 24
[patent_no_of_words] => 10260
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12667223
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/667223 | Lighting method and lighting apparatus for a high pressure discharge lamp, a high pressure discharge lamp apparatus, and a projection-type image display apparatus | Aug 28, 2008 | Issued |
Array
(
[id] => 4488758
[patent_doc_number] => 07902866
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-03-08
[patent_title] => 'Wires on demand: run-time communication synthesis for reconfigurable computing'
[patent_app_type] => utility
[patent_app_number] => 12/199465
[patent_app_country] => US
[patent_app_date] => 2008-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6259
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/902/07902866.pdf
[firstpage_image] =>[orig_patent_app_number] => 12199465
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/199465 | Wires on demand: run-time communication synthesis for reconfigurable computing | Aug 26, 2008 | Issued |
Array
(
[id] => 229394
[patent_doc_number] => 07602209
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-13
[patent_title] => 'Controlling memory devices that have on-die termination'
[patent_app_type] => utility
[patent_app_number] => 12/199726
[patent_app_country] => US
[patent_app_date] => 2008-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7996
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/602/07602209.pdf
[firstpage_image] =>[orig_patent_app_number] => 12199726
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/199726 | Controlling memory devices that have on-die termination | Aug 26, 2008 | Issued |
Array
(
[id] => 6510712
[patent_doc_number] => 20100219758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-02
[patent_title] => 'LIGHTING DEVICE COMPRISING A PLURALITY OF CONTROLLABLE LIGHT-EMITTING DIODES'
[patent_app_type] => utility
[patent_app_number] => 12/676879
[patent_app_country] => US
[patent_app_date] => 2008-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12977
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0219/20100219758.pdf
[firstpage_image] =>[orig_patent_app_number] => 12676879
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/676879 | Lighting device comprising a plurality of controllable light-emitting diodes | Aug 19, 2008 | Issued |
Array
(
[id] => 6462286
[patent_doc_number] => 20100040122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-18
[patent_title] => 'SIMULTANEOUS BI-DIRECTIONAL DATA TRANSFER'
[patent_app_type] => utility
[patent_app_number] => 12/190352
[patent_app_country] => US
[patent_app_date] => 2008-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4914
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20100040122.pdf
[firstpage_image] =>[orig_patent_app_number] => 12190352
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/190352 | SIMULTANEOUS BI-DIRECTIONAL DATA TRANSFER | Aug 11, 2008 | Abandoned |
Array
(
[id] => 338515
[patent_doc_number] => 07504860
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-03-17
[patent_title] => 'Voltage level shifting'
[patent_app_type] => utility
[patent_app_number] => 12/184010
[patent_app_country] => US
[patent_app_date] => 2008-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2275
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/504/07504860.pdf
[firstpage_image] =>[orig_patent_app_number] => 12184010
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/184010 | Voltage level shifting | Jul 30, 2008 | Issued |
Array
(
[id] => 133090
[patent_doc_number] => 07701244
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-20
[patent_title] => 'False connection for defeating microchip exploitation'
[patent_app_type] => utility
[patent_app_number] => 12/181367
[patent_app_country] => US
[patent_app_date] => 2008-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3817
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/701/07701244.pdf
[firstpage_image] =>[orig_patent_app_number] => 12181367
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/181367 | False connection for defeating microchip exploitation | Jul 28, 2008 | Issued |
Array
(
[id] => 4504381
[patent_doc_number] => 07919981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-05
[patent_title] => 'Integrated circuit design based on scan design technology'
[patent_app_type] => utility
[patent_app_number] => 12/219742
[patent_app_country] => US
[patent_app_date] => 2008-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 9656
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/919/07919981.pdf
[firstpage_image] =>[orig_patent_app_number] => 12219742
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/219742 | Integrated circuit design based on scan design technology | Jul 27, 2008 | Issued |
Array
(
[id] => 197856
[patent_doc_number] => 07639041
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-12-29
[patent_title] => 'Hotsocket-compatible body bias circuitry with power-up current reduction capabilities'
[patent_app_type] => utility
[patent_app_number] => 12/181313
[patent_app_country] => US
[patent_app_date] => 2008-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5203
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/639/07639041.pdf
[firstpage_image] =>[orig_patent_app_number] => 12181313
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/181313 | Hotsocket-compatible body bias circuitry with power-up current reduction capabilities | Jul 27, 2008 | Issued |
Array
(
[id] => 7597136
[patent_doc_number] => 07619442
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-11-17
[patent_title] => 'Versatile bus interface macro for dynamically reconfigurable designs'
[patent_app_type] => utility
[patent_app_number] => 12/180323
[patent_app_country] => US
[patent_app_date] => 2008-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5665
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/619/07619442.pdf
[firstpage_image] =>[orig_patent_app_number] => 12180323
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/180323 | Versatile bus interface macro for dynamically reconfigurable designs | Jul 24, 2008 | Issued |
Array
(
[id] => 205600
[patent_doc_number] => 07629815
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-12-08
[patent_title] => 'Low-power semi-dynamic flip-flop with smart keeper'
[patent_app_type] => utility
[patent_app_number] => 12/180441
[patent_app_country] => US
[patent_app_date] => 2008-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3370
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/629/07629815.pdf
[firstpage_image] =>[orig_patent_app_number] => 12180441
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/180441 | Low-power semi-dynamic flip-flop with smart keeper | Jul 24, 2008 | Issued |
Array
(
[id] => 25286
[patent_doc_number] => 07795906
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-14
[patent_title] => 'Leakage power management with NDR isolation devices'
[patent_app_type] => utility
[patent_app_number] => 12/179555
[patent_app_country] => US
[patent_app_date] => 2008-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3651
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/795/07795906.pdf
[firstpage_image] =>[orig_patent_app_number] => 12179555
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/179555 | Leakage power management with NDR isolation devices | Jul 23, 2008 | Issued |
Array
(
[id] => 113154
[patent_doc_number] => 07719308
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-18
[patent_title] => 'Semiconductor apparatus, on-die termination circuit, and control method of the same'
[patent_app_type] => utility
[patent_app_number] => 12/179496
[patent_app_country] => US
[patent_app_date] => 2008-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3090
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/719/07719308.pdf
[firstpage_image] =>[orig_patent_app_number] => 12179496
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/179496 | Semiconductor apparatus, on-die termination circuit, and control method of the same | Jul 23, 2008 | Issued |
Array
(
[id] => 4947421
[patent_doc_number] => 20080303547
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-11
[patent_title] => 'PROGRAMMABLE SYSTEM ON A CHIP FOR TEMPERATURE MONITORING AND CONTROL'
[patent_app_type] => utility
[patent_app_number] => 12/178874
[patent_app_country] => US
[patent_app_date] => 2008-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 14508
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0303/20080303547.pdf
[firstpage_image] =>[orig_patent_app_number] => 12178874
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/178874 | Programmable system on a chip for temperature monitoring and control | Jul 23, 2008 | Issued |
Array
(
[id] => 5358573
[patent_doc_number] => 20090033367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-05
[patent_title] => 'Transmission Device'
[patent_app_type] => utility
[patent_app_number] => 12/178219
[patent_app_country] => US
[patent_app_date] => 2008-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 24276
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20090033367.pdf
[firstpage_image] =>[orig_patent_app_number] => 12178219
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/178219 | Transmission device | Jul 22, 2008 | Issued |
Array
(
[id] => 5990081
[patent_doc_number] => 20110012541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-20
[patent_title] => 'WIRELESS SWITCHING APPLICATIONS'
[patent_app_type] => utility
[patent_app_number] => 12/667909
[patent_app_country] => US
[patent_app_date] => 2008-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1897
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20110012541.pdf
[firstpage_image] =>[orig_patent_app_number] => 12667909
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/667909 | WIRELESS SWITCHING APPLICATIONS | Jul 21, 2008 | Abandoned |
Array
(
[id] => 5276082
[patent_doc_number] => 20090128214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-21
[patent_title] => 'DATA RECEIVER OF SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/177023
[patent_app_country] => US
[patent_app_date] => 2008-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3087
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20090128214.pdf
[firstpage_image] =>[orig_patent_app_number] => 12177023
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/177023 | DATA RECEIVER OF SEMICONDUCTOR INTEGRATED CIRCUIT | Jul 20, 2008 | Abandoned |
Array
(
[id] => 4958380
[patent_doc_number] => 20080272804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-06
[patent_title] => 'NON-VOLATILE MEMORY CONFIGURATION SCHEME FOR VOLATILE-MEMORY-BASED PROGRAMMABLE CIRCUITS IN AN FPGA'
[patent_app_type] => utility
[patent_app_number] => 12/176591
[patent_app_country] => US
[patent_app_date] => 2008-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2166
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20080272804.pdf
[firstpage_image] =>[orig_patent_app_number] => 12176591
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/176591 | NON-VOLATILE MEMORY CONFIGURATION SCHEME FOR VOLATILE-MEMORY-BASED PROGRAMMABLE CIRCUITS IN AN FPGA | Jul 20, 2008 | Abandoned |