Don P. Le

Array ( [id] => 4667718 [patent_doc_number] => 20080042778 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-21 [patent_title] => 'General matching network for acoustic wave filters and acoustic resonators' [patent_app_type] => utility [patent_app_number] => 11/505453 [patent_app_country] => US [patent_app_date] => 2006-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2825 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20080042778.pdf [firstpage_image] =>[orig_patent_app_number] => 11505453 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5214324 [patent_doc_number] => 20070103404 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-10 [patent_title] => 'Shift register circuit' [patent_app_type] => utility [patent_app_number] => 11/505374 [patent_app_country] => US [patent_app_date] => 2006-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5141 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0103/20070103404.pdf [firstpage_image] =>[orig_patent_app_number] => 11505374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 594232 [patent_doc_number] => 07436219 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'Level shifter circuit' [patent_app_type] => utility [patent_app_number] => 11/462998 [patent_app_country] => US [patent_app_date] => 2006-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3602 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/436/07436219.pdf [firstpage_image] =>[orig_patent_app_number] => 11462998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4624906 [patent_doc_number] => 08004208 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-23 [patent_title] => 'Power supply system and method' [patent_app_type] => utility [patent_app_number] => 12/376082 [patent_app_country] => US [patent_app_date] => 2006-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3838 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/004/08004208.pdf [firstpage_image] =>[orig_patent_app_number] => 12376082 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5730717 [patent_doc_number] => 20060255831 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-16 [patent_title] => 'Methods and apparatus for adaptively adjusting a data receiver' [patent_app_type] => utility [patent_app_number] => 11/491694 [patent_app_country] => US [patent_app_date] => 2006-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10539 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0255/20060255831.pdf [firstpage_image] =>[orig_patent_app_number] => 11491694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 319243 [patent_doc_number] => 07521956 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-21 [patent_title] => 'Methods and apparatus for adaptively adjusting a data receiver' [patent_app_type] => utility [patent_app_number] => 11/491693 [patent_app_country] => US [patent_app_date] => 2006-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 10547 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/521/07521956.pdf [firstpage_image] =>[orig_patent_app_number] => 11491693 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4673915 [patent_doc_number] => 20080211543 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => '4-Level Logic Decoder' [patent_app_type] => utility [patent_app_number] => 11/996315 [patent_app_country] => US [patent_app_date] => 2006-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3775 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20080211543.pdf [firstpage_image] =>[orig_patent_app_number] => 11996315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4801806 [patent_doc_number] => 20080013393 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-17 [patent_title] => 'Defect-and-failure-tolerant demultiplexer using series replication and error-control encoding' [patent_app_type] => utility [patent_app_number] => 11/484961 [patent_app_country] => US [patent_app_date] => 2006-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 9436 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20080013393.pdf [firstpage_image] =>[orig_patent_app_number] => 11484961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 594620 [patent_doc_number] => 07436276 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'Tuning circuit preventing a deterioration of Q value' [patent_app_type] => utility [patent_app_number] => 11/481703 [patent_app_country] => US [patent_app_date] => 2006-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4494 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/436/07436276.pdf [firstpage_image] =>[orig_patent_app_number] => 11481703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 594217 [patent_doc_number] => 07436217 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'Methods and apparatus for serially connected devices' [patent_app_type] => utility [patent_app_number] => 11/426626 [patent_app_country] => US [patent_app_date] => 2006-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6674 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/436/07436217.pdf [firstpage_image] =>[orig_patent_app_number] => 11426626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5600036 [patent_doc_number] => 20060290381 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'A Bi-Directional Bus Buffer' [patent_app_type] => utility [patent_app_number] => 11/426188 [patent_app_country] => US [patent_app_date] => 2006-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9362 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0290/20060290381.pdf [firstpage_image] =>[orig_patent_app_number] => 11426188 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 908666 [patent_doc_number] => 07332938 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-19 [patent_title] => 'Domino logic testing systems and methods' [patent_app_type] => utility [patent_app_number] => 11/426278 [patent_app_country] => US [patent_app_date] => 2006-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 10449 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/332/07332938.pdf [firstpage_image] =>[orig_patent_app_number] => 11426278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4992661 [patent_doc_number] => 20070008005 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'INTEGRATED CIRCUIT DEVICE INCLUDING INTERFACE CIRCUIT AND ELECTRONIC APPARATUS' [patent_app_type] => utility [patent_app_number] => 11/426119 [patent_app_country] => US [patent_app_date] => 2006-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7696 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20070008005.pdf [firstpage_image] =>[orig_patent_app_number] => 11426119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 349353 [patent_doc_number] => 07495472 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-24 [patent_title] => 'Circuits/methods for electrically isolating fuses in integrated circuits' [patent_app_type] => utility [patent_app_number] => 11/426040 [patent_app_country] => US [patent_app_date] => 2006-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5563 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/495/07495472.pdf [firstpage_image] =>[orig_patent_app_number] => 11426040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 908659 [patent_doc_number] => 07332935 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-19 [patent_title] => 'Driver with variable output voltage and current' [patent_app_type] => utility [patent_app_number] => 11/425585 [patent_app_country] => US [patent_app_date] => 2006-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3140 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/332/07332935.pdf [firstpage_image] =>[orig_patent_app_number] => 11425585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 342100 [patent_doc_number] => 07501858 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-10 [patent_title] => 'High speed integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/471463 [patent_app_country] => US [patent_app_date] => 2006-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 53 [patent_no_of_words] => 11266 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/501/07501858.pdf [firstpage_image] =>[orig_patent_app_number] => 11471463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5600030 [patent_doc_number] => 20060290375 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'High speed integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/471294 [patent_app_country] => US [patent_app_date] => 2006-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 11214 [patent_no_of_claims] => 174 [patent_no_of_ind_claims] => 128 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0290/20060290375.pdf [firstpage_image] =>[orig_patent_app_number] => 11471294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 926041 [patent_doc_number] => 07317339 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-01-08 [patent_title] => 'N-domino register with accelerated non-discharge path' [patent_app_type] => utility [patent_app_number] => 11/424756 [patent_app_country] => US [patent_app_date] => 2006-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11301 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/317/07317339.pdf [firstpage_image] =>[orig_patent_app_number] => 11424756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 824120 [patent_doc_number] => 07405594 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-07-29 [patent_title] => 'Current mode driver with constant voltage swing' [patent_app_type] => utility [patent_app_number] => 11/424779 [patent_app_country] => US [patent_app_date] => 2006-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8097 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/405/07405594.pdf [firstpage_image] =>[orig_patent_app_number] => 11424779 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 492172 [patent_doc_number] => 07215139 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-08 [patent_title] => 'Upgradeable and reconfigurable programmable logic device' [patent_app_type] => utility [patent_app_number] => 11/455315 [patent_app_country] => US [patent_app_date] => 2006-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4759 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/215/07215139.pdf [firstpage_image] =>[orig_patent_app_number] => 11455315 [rel_patent_id] =>[rel_patent_doc_number] =>)