
Donald L. Monin Jr.
Examiner (ID: 888)
| Most Active Art Unit | 2503 |
| Art Unit(s) | 2899, 2814, 2503 |
| Total Applications | 699 |
| Issued Applications | 545 |
| Pending Applications | 12 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4242818
[patent_doc_number] => 06144085
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-07
[patent_title] => 'Power transistor device having hot-location and cool-location temperature sensors'
[patent_app_type] => 1
[patent_app_number] => 9/377359
[patent_app_country] => US
[patent_app_date] => 1999-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7855
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/144/06144085.pdf
[firstpage_image] =>[orig_patent_app_number] => 377359
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/377359 | Power transistor device having hot-location and cool-location temperature sensors | Aug 18, 1999 | Issued |
Array
(
[id] => 4244035
[patent_doc_number] => 06091117
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-18
[patent_title] => 'Field effect transistor having elevated source and drain regions and methods of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 9/373558
[patent_app_country] => US
[patent_app_date] => 1999-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 3993
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/091/06091117.pdf
[firstpage_image] =>[orig_patent_app_number] => 373558
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/373558 | Field effect transistor having elevated source and drain regions and methods of manufacturing the same | Aug 12, 1999 | Issued |
Array
(
[id] => 4094787
[patent_doc_number] => 06133611
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-17
[patent_title] => 'MOS semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 9/352780
[patent_app_country] => US
[patent_app_date] => 1999-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 5545
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/133/06133611.pdf
[firstpage_image] =>[orig_patent_app_number] => 352780
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/352780 | MOS semiconductor device | Jul 13, 1999 | Issued |
Array
(
[id] => 4163178
[patent_doc_number] => 06114736
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-05
[patent_title] => 'Controlled dopant diffusion and metal contamination in thin polycide gate conductor of MOSFET device'
[patent_app_type] => 1
[patent_app_number] => 9/351808
[patent_app_country] => US
[patent_app_date] => 1999-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 5768
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/114/06114736.pdf
[firstpage_image] =>[orig_patent_app_number] => 351808
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/351808 | Controlled dopant diffusion and metal contamination in thin polycide gate conductor of MOSFET device | Jul 11, 1999 | Issued |
Array
(
[id] => 4196412
[patent_doc_number] => 06130463
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-10
[patent_title] => 'Field effect transistor and method of manufacturing same'
[patent_app_type] => 1
[patent_app_number] => 9/346999
[patent_app_country] => US
[patent_app_date] => 1999-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 6390
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/130/06130463.pdf
[firstpage_image] =>[orig_patent_app_number] => 346999
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/346999 | Field effect transistor and method of manufacturing same | Jul 1, 1999 | Issued |
Array
(
[id] => 4222314
[patent_doc_number] => 06111291
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-29
[patent_title] => 'MOS transistor with high voltage sustaining capability'
[patent_app_type] => 1
[patent_app_number] => 9/344338
[patent_app_country] => US
[patent_app_date] => 1999-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3780
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 349
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/111/06111291.pdf
[firstpage_image] =>[orig_patent_app_number] => 344338
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/344338 | MOS transistor with high voltage sustaining capability | Jun 24, 1999 | Issued |
Array
(
[id] => 4124922
[patent_doc_number] => 06127232
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-03
[patent_title] => 'Disposable gate/replacement gate MOSFETS for sub-0.1 micron gate length and ultra-shallow junctions'
[patent_app_type] => 1
[patent_app_number] => 9/339528
[patent_app_country] => US
[patent_app_date] => 1999-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 29
[patent_no_of_words] => 6552
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/127/06127232.pdf
[firstpage_image] =>[orig_patent_app_number] => 339528
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/339528 | Disposable gate/replacement gate MOSFETS for sub-0.1 micron gate length and ultra-shallow junctions | Jun 23, 1999 | Issued |
Array
(
[id] => 4145113
[patent_doc_number] => 06060742
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-09
[patent_title] => 'ETOX cell having bipolar electron injection for substrate-hot-electron program'
[patent_app_type] => 1
[patent_app_number] => 9/334080
[patent_app_country] => US
[patent_app_date] => 1999-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3190
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/060/06060742.pdf
[firstpage_image] =>[orig_patent_app_number] => 334080
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/334080 | ETOX cell having bipolar electron injection for substrate-hot-electron program | Jun 15, 1999 | Issued |
Array
(
[id] => 4161185
[patent_doc_number] => 06104042
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-15
[patent_title] => 'Thin film transistor with a multi-metal structure a method of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 9/328580
[patent_app_country] => US
[patent_app_date] => 1999-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 3980
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/104/06104042.pdf
[firstpage_image] =>[orig_patent_app_number] => 328580
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/328580 | Thin film transistor with a multi-metal structure a method of manufacturing the same | Jun 9, 1999 | Issued |
Array
(
[id] => 4363599
[patent_doc_number] => 06169313
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-02
[patent_title] => 'Static semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 9/328588
[patent_app_country] => US
[patent_app_date] => 1999-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 8755
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/169/06169313.pdf
[firstpage_image] =>[orig_patent_app_number] => 328588
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/328588 | Static semiconductor memory device | Jun 9, 1999 | Issued |
Array
(
[id] => 4209937
[patent_doc_number] => 06078081
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-20
[patent_title] => 'Semiconductor device for improving short channel effect'
[patent_app_type] => 1
[patent_app_number] => 9/326694
[patent_app_country] => US
[patent_app_date] => 1999-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2320
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/078/06078081.pdf
[firstpage_image] =>[orig_patent_app_number] => 326694
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/326694 | Semiconductor device for improving short channel effect | Jun 6, 1999 | Issued |
Array
(
[id] => 4162833
[patent_doc_number] => 06114713
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-05
[patent_title] => 'Integrated circuit memory cell having a small active area and method of forming same'
[patent_app_type] => 1
[patent_app_number] => 9/321948
[patent_app_country] => US
[patent_app_date] => 1999-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3891
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/114/06114713.pdf
[firstpage_image] =>[orig_patent_app_number] => 321948
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/321948 | Integrated circuit memory cell having a small active area and method of forming same | May 26, 1999 | Issued |
Array
(
[id] => 4089538
[patent_doc_number] => 06163054
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-19
[patent_title] => 'SRAM cell'
[patent_app_type] => 1
[patent_app_number] => 9/318369
[patent_app_country] => US
[patent_app_date] => 1999-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2568
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/163/06163054.pdf
[firstpage_image] =>[orig_patent_app_number] => 318369
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/318369 | SRAM cell | May 24, 1999 | Issued |
Array
(
[id] => 4243753
[patent_doc_number] => 06091098
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-18
[patent_title] => 'Double-crown rugged polysilicon capacitor'
[patent_app_type] => 1
[patent_app_number] => 9/310890
[patent_app_country] => US
[patent_app_date] => 1999-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 3543
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/091/06091098.pdf
[firstpage_image] =>[orig_patent_app_number] => 310890
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/310890 | Double-crown rugged polysilicon capacitor | May 11, 1999 | Issued |
Array
(
[id] => 4113318
[patent_doc_number] => 06057579
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-02
[patent_title] => 'Transistor structure of ESD protection device'
[patent_app_type] => 1
[patent_app_number] => 9/307319
[patent_app_country] => US
[patent_app_date] => 1999-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2164
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/057/06057579.pdf
[firstpage_image] =>[orig_patent_app_number] => 307319
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/307319 | Transistor structure of ESD protection device | May 6, 1999 | Issued |
Array
(
[id] => 4108492
[patent_doc_number] => 06051867
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-18
[patent_title] => 'Interlayer dielectric for passivation of an elevated integrated circuit sensor structure'
[patent_app_type] => 1
[patent_app_number] => 9/306238
[patent_app_country] => US
[patent_app_date] => 1999-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2202
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/051/06051867.pdf
[firstpage_image] =>[orig_patent_app_number] => 306238
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/306238 | Interlayer dielectric for passivation of an elevated integrated circuit sensor structure | May 5, 1999 | Issued |
Array
(
[id] => 4222173
[patent_doc_number] => 06111282
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-29
[patent_title] => 'Charge-pumping to increase electron collection efficiency'
[patent_app_type] => 1
[patent_app_number] => 9/306078
[patent_app_country] => US
[patent_app_date] => 1999-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3074
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/111/06111282.pdf
[firstpage_image] =>[orig_patent_app_number] => 306078
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/306078 | Charge-pumping to increase electron collection efficiency | May 5, 1999 | Issued |
Array
(
[id] => 4161494
[patent_doc_number] => 06104064
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-15
[patent_title] => 'Asymmetrical transistor structure'
[patent_app_type] => 1
[patent_app_number] => 9/306508
[patent_app_country] => US
[patent_app_date] => 1999-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 33
[patent_no_of_words] => 9128
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/104/06104064.pdf
[firstpage_image] =>[orig_patent_app_number] => 306508
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/306508 | Asymmetrical transistor structure | May 5, 1999 | Issued |
Array
(
[id] => 4105133
[patent_doc_number] => 06066879
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-23
[patent_title] => 'Combined NMOS and SCR ESD protection device'
[patent_app_type] => 1
[patent_app_number] => 9/304304
[patent_app_country] => US
[patent_app_date] => 1999-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2992
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/066/06066879.pdf
[firstpage_image] =>[orig_patent_app_number] => 304304
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/304304 | Combined NMOS and SCR ESD protection device | May 2, 1999 | Issued |
Array
(
[id] => 4224610
[patent_doc_number] => 06040603
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-21
[patent_title] => 'Electrostatic discharge protection circuit employing MOSFETs having double ESD implantations'
[patent_app_type] => 1
[patent_app_number] => 9/303769
[patent_app_country] => US
[patent_app_date] => 1999-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1365
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/040/06040603.pdf
[firstpage_image] =>[orig_patent_app_number] => 303769
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/303769 | Electrostatic discharge protection circuit employing MOSFETs having double ESD implantations | Apr 29, 1999 | Issued |