Donghee Kang

Array ( [id] => 7363033 [patent_doc_number] => 20040217398 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'Unit pixel for use in CMOS image sensor' [patent_app_type] => new [patent_app_number] => 10/748405 [patent_app_country] => US [patent_app_date] => 2003-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3918 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20040217398.pdf [firstpage_image] =>[orig_patent_app_number] => 10748405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7260263 [patent_doc_number] => 20040150071 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-05 [patent_title] => 'Double-gate structure fin-type transistor' [patent_app_type] => new [patent_app_number] => 10/744756 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 10717 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0150/20040150071.pdf [firstpage_image] =>[orig_patent_app_number] => 10744756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 751822 [patent_doc_number] => 07023047 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-04 [patent_title] => 'MOS device and process for manufacturing MOS devices using dual-polysilicon layer technology' [patent_app_type] => utility [patent_app_number] => 10/745295 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2298 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/023/07023047.pdf [firstpage_image] =>[orig_patent_app_number] => 10745295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 783451 [patent_doc_number] => 06992372 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-31 [patent_title] => 'Film carrier tape for mounting electronic devices thereon' [patent_app_type] => utility [patent_app_number] => 10/741425 [patent_app_country] => US [patent_app_date] => 2003-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 4378 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/992/06992372.pdf [firstpage_image] =>[orig_patent_app_number] => 10741425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7414761 [patent_doc_number] => 20040159878 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-19 [patent_title] => 'Flash memory structure and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/744155 [patent_app_country] => US [patent_app_date] => 2003-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2034 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0159/20040159878.pdf [firstpage_image] =>[orig_patent_app_number] => 10744155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7456898 [patent_doc_number] => 20040119130 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-24 [patent_title] => 'Lateral PIN diode and method for processing same' [patent_app_type] => new [patent_app_number] => 10/730636 [patent_app_country] => US [patent_app_date] => 2003-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8719 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20040119130.pdf [firstpage_image] =>[orig_patent_app_number] => 10730636 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6936525 [patent_doc_number] => 20050110086 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-26 [patent_title] => 'Method of forming field effect transistor and structure formed thereby' [patent_app_type] => utility [patent_app_number] => 10/720775 [patent_app_country] => US [patent_app_date] => 2003-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3100 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0110/20050110086.pdf [firstpage_image] =>[orig_patent_app_number] => 10720775 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7286394 [patent_doc_number] => 20040108531 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-10 [patent_title] => 'Capacitor, semiconductor device, and method of manufacturing the semiconductor device' [patent_app_type] => new [patent_app_number] => 10/718726 [patent_app_country] => US [patent_app_date] => 2003-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7699 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20040108531.pdf [firstpage_image] =>[orig_patent_app_number] => 10718726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 982568 [patent_doc_number] => 06927412 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-09 [patent_title] => 'Semiconductor light emitter' [patent_app_type] => utility [patent_app_number] => 10/716455 [patent_app_country] => US [patent_app_date] => 2003-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 69 [patent_no_of_words] => 51426 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/927/06927412.pdf [firstpage_image] =>[orig_patent_app_number] => 10716455 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1043645 [patent_doc_number] => 06867078 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-15 [patent_title] => 'Method for forming a microwave field effect transistor with high operating voltage' [patent_app_type] => utility [patent_app_number] => 10/716955 [patent_app_country] => US [patent_app_date] => 2003-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4583 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/867/06867078.pdf [firstpage_image] =>[orig_patent_app_number] => 10716955 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1005913 [patent_doc_number] => 06906353 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-06-14 [patent_title] => 'High speed implanted VCSEL' [patent_app_type] => utility [patent_app_number] => 10/715165 [patent_app_country] => US [patent_app_date] => 2003-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4531 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/906/06906353.pdf [firstpage_image] =>[orig_patent_app_number] => 10715165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 946575 [patent_doc_number] => 06964907 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-11-15 [patent_title] => 'Method of etching a lateral trench under an extrinsic base and improved bipolar transistor' [patent_app_type] => utility [patent_app_number] => 10/716276 [patent_app_country] => US [patent_app_date] => 2003-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 16 [patent_no_of_words] => 1821 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/964/06964907.pdf [firstpage_image] =>[orig_patent_app_number] => 10716276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 790827 [patent_doc_number] => 06984850 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-10 [patent_title] => 'Semiconductor light-emitting diode' [patent_app_type] => utility [patent_app_number] => 10/702642 [patent_app_country] => US [patent_app_date] => 2003-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 8741 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/984/06984850.pdf [firstpage_image] =>[orig_patent_app_number] => 10702642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6969661 [patent_doc_number] => 20050035371 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-17 [patent_title] => 'Semiconductor device with alternating conductivity type layer and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/658780 [patent_app_country] => US [patent_app_date] => 2003-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9439 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20050035371.pdf [firstpage_image] =>[orig_patent_app_number] => 10658780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7675124 [patent_doc_number] => 20040126994 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Method of forming a multi-layer semiconductor structure having a seamless bonding interface' [patent_app_type] => new [patent_app_number] => 10/655670 [patent_app_country] => US [patent_app_date] => 2003-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5490 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20040126994.pdf [firstpage_image] =>[orig_patent_app_number] => 10655670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7614992 [patent_doc_number] => 06897534 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-24 [patent_title] => 'Semiconductor device having gate electrode of stacked structure including polysilicon layer and metal layer and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/654925 [patent_app_country] => US [patent_app_date] => 2003-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 31 [patent_no_of_words] => 10820 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/897/06897534.pdf [firstpage_image] =>[orig_patent_app_number] => 10654925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 968497 [patent_doc_number] => 06939771 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-06 [patent_title] => 'Discontinuous dielectric interface for bipolar transistors' [patent_app_type] => utility [patent_app_number] => 10/653925 [patent_app_country] => US [patent_app_date] => 2003-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 6287 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/939/06939771.pdf [firstpage_image] =>[orig_patent_app_number] => 10653925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7375536 [patent_doc_number] => 20040178477 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-16 [patent_title] => 'Semiconductor wafer' [patent_app_type] => new [patent_app_number] => 10/653286 [patent_app_country] => US [patent_app_date] => 2003-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1553 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20040178477.pdf [firstpage_image] =>[orig_patent_app_number] => 10653286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 954127 [patent_doc_number] => 06958542 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-10-25 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/653186 [patent_app_country] => US [patent_app_date] => 2003-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 66 [patent_no_of_words] => 32224 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/958/06958542.pdf [firstpage_image] =>[orig_patent_app_number] => 10653186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7352771 [patent_doc_number] => 20040048417 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-11 [patent_title] => 'Techniques for joining an opto-electronic module to a semiconductor package' [patent_app_type] => new [patent_app_number] => 10/652805 [patent_app_country] => US [patent_app_date] => 2003-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5395 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20040048417.pdf [firstpage_image] =>[orig_patent_app_number] => 10652805 [rel_patent_id] =>[rel_patent_doc_number] =>)