Donnell Alan Long

Array ( [id] => 7815688 [patent_doc_number] => 20120062308 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-15 [patent_title] => 'POWER SWITCH DESIGN AND METHOD FOR REDUCING LEAKAGE POWER IN LOW-POWER INTEGRATED CIRCUITS' [patent_app_type] => utility [patent_app_number] => 12/882776 [patent_app_country] => US [patent_app_date] => 2010-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7154 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0062/20120062308.pdf [firstpage_image] =>[orig_patent_app_number] => 12882776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10188257 [patent_doc_number] => 09217671 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-12-22 [patent_title] => 'High spectral resolution color sensor using non-dispersive elements' [patent_app_type] => utility [patent_app_number] => 13/391412 [patent_app_country] => US [patent_app_date] => 2010-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 6620 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13391412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8673208 [patent_doc_number] => RE044029 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2013-02-26 [patent_title] => 'DLL circuit and camcorder using DLL circuit' [patent_app_type] => reissue [patent_app_number] => 12/814680 [patent_app_country] => US [patent_app_date] => 2010-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 4817 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => -1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12814680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8995873 [patent_doc_number] => 08519763 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-08-27 [patent_title] => 'Integrated circuits with dual-edge clocking' [patent_app_type] => utility [patent_app_number] => 12/814344 [patent_app_country] => US [patent_app_date] => 2010-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 8723 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12814344 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5949570 [patent_doc_number] => 20110032015 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'SYSTEMS AND METHODS FOR CLOCK CORRECTION' [patent_app_type] => utility [patent_app_number] => 12/793546 [patent_app_country] => US [patent_app_date] => 2010-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5117 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20110032015.pdf [firstpage_image] =>[orig_patent_app_number] => 12793546 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6131728 [patent_doc_number] => 20110006823 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-13 [patent_title] => 'SIGNAL DELAY CIRCUIT, CLOCK TRANSFER CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/792530 [patent_app_country] => US [patent_app_date] => 2010-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3347 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20110006823.pdf [firstpage_image] =>[orig_patent_app_number] => 12792530 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8083429 [patent_doc_number] => 08149036 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-03 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/792283 [patent_app_country] => US [patent_app_date] => 2010-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6917 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/149/08149036.pdf [firstpage_image] =>[orig_patent_app_number] => 12792283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8364381 [patent_doc_number] => 08253460 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-28 [patent_title] => 'Oscillation circuit, timing device, and electronic system utilizing the same' [patent_app_type] => utility [patent_app_number] => 12/779524 [patent_app_country] => US [patent_app_date] => 2010-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2770 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12779524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4533916 [patent_doc_number] => 07924075 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-12 [patent_title] => 'Delay locked loop circuit and control method of the same' [patent_app_type] => utility [patent_app_number] => 12/775096 [patent_app_country] => US [patent_app_date] => 2010-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3232 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/924/07924075.pdf [firstpage_image] =>[orig_patent_app_number] => 12775096 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7559379 [patent_doc_number] => 20110273211 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-10 [patent_title] => 'CIRCUIT AND METHOD FOR PROVIDING A CORRECTED DUTY CYCLE' [patent_app_type] => utility [patent_app_number] => 12/773323 [patent_app_country] => US [patent_app_date] => 2010-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 2805 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0273/20110273211.pdf [firstpage_image] =>[orig_patent_app_number] => 12773323 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6257293 [patent_doc_number] => 20100295593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-25 [patent_title] => 'DELAY CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/772667 [patent_app_country] => US [patent_app_date] => 2010-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3417 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0295/20100295593.pdf [firstpage_image] =>[orig_patent_app_number] => 12772667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6193626 [patent_doc_number] => 20110025380 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-03 [patent_title] => 'OUTPUT DRIVER OPERABLE OVER WIDE RANGE OF VOLTAGES' [patent_app_type] => utility [patent_app_number] => 12/771034 [patent_app_country] => US [patent_app_date] => 2010-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9464 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20110025380.pdf [firstpage_image] =>[orig_patent_app_number] => 12771034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8726314 [patent_doc_number] => 08405440 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-03-26 [patent_title] => 'Signal transmission device and signal transmission method' [patent_app_type] => utility [patent_app_number] => 12/730655 [patent_app_country] => US [patent_app_date] => 2010-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 6978 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12730655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8364392 [patent_doc_number] => 08253463 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-08-28 [patent_title] => 'Pulse width control circuitry' [patent_app_type] => utility [patent_app_number] => 12/721488 [patent_app_country] => US [patent_app_date] => 2010-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9562 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12721488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8306563 [patent_doc_number] => 08228103 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-24 [patent_title] => 'Circuit breaker' [patent_app_type] => utility [patent_app_number] => 12/710690 [patent_app_country] => US [patent_app_date] => 2010-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 4526 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12710690 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8153544 [patent_doc_number] => 08169245 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-01 [patent_title] => 'Duty transition control in pulse width modulation signaling' [patent_app_type] => utility [patent_app_number] => 12/703249 [patent_app_country] => US [patent_app_date] => 2010-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 8396 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/169/08169245.pdf [firstpage_image] =>[orig_patent_app_number] => 12703249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6414504 [patent_doc_number] => 20100141319 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'CLOCK SIGNAL OUTPUT CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/701910 [patent_app_country] => US [patent_app_date] => 2010-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 9788 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20100141319.pdf [firstpage_image] =>[orig_patent_app_number] => 12701910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7968533 [patent_doc_number] => 07940098 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-05-10 [patent_title] => 'Fractional delay-locked loops' [patent_app_type] => utility [patent_app_number] => 12/701346 [patent_app_country] => US [patent_app_date] => 2010-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7329 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/940/07940098.pdf [firstpage_image] =>[orig_patent_app_number] => 12701346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8897427 [patent_doc_number] => 08476952 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-02 [patent_title] => 'Multiphase mixer' [patent_app_type] => utility [patent_app_number] => 13/146085 [patent_app_country] => US [patent_app_date] => 2010-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 9991 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13146085 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8318046 [patent_doc_number] => 08232826 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-07-31 [patent_title] => 'Techniques for multiplexing delayed signals' [patent_app_type] => utility [patent_app_number] => 12/692847 [patent_app_country] => US [patent_app_date] => 2010-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5192 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12692847 [rel_patent_id] =>[rel_patent_doc_number] =>)