
Donnell Alan Long
Examiner (ID: 17144)
| Most Active Art Unit | 3754 |
| Art Unit(s) | 3754 |
| Total Applications | 1541 |
| Issued Applications | 1147 |
| Pending Applications | 109 |
| Abandoned Applications | 316 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7551348
[patent_doc_number] => 08063683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-22
[patent_title] => 'Low power clock and data recovery phase interpolator'
[patent_app_type] => utility
[patent_app_number] => 12/480604
[patent_app_country] => US
[patent_app_date] => 2009-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3990
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/063/08063683.pdf
[firstpage_image] =>[orig_patent_app_number] => 12480604
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/480604 | Low power clock and data recovery phase interpolator | Jun 7, 2009 | Issued |
Array
(
[id] => 5313984
[patent_doc_number] => 20090278582
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-12
[patent_title] => 'Circuit for controlling pulse width of auto-refresh signal and circuit for generating internal row address for auto refress'
[patent_app_type] => utility
[patent_app_number] => 12/455569
[patent_app_country] => US
[patent_app_date] => 2009-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5289
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20090278582.pdf
[firstpage_image] =>[orig_patent_app_number] => 12455569
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/455569 | Circuit for controlling pulse width of auto-refresh signal and circuit for generating internal row address for auto refresh | Jun 2, 2009 | Issued |
Array
(
[id] => 6386130
[patent_doc_number] => 20100176851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-15
[patent_title] => 'Pulse Width Modulation Circuit Capable of Linearly Adjusting Duty Cycle with Voltage and Related Method'
[patent_app_type] => utility
[patent_app_number] => 12/475615
[patent_app_country] => US
[patent_app_date] => 2009-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3183
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20100176851.pdf
[firstpage_image] =>[orig_patent_app_number] => 12475615
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/475615 | Pulse width modulation circuit capable of linearly adjusting duty cycle with voltage and related method | May 31, 2009 | Issued |
Array
(
[id] => 6138511
[patent_doc_number] => 20110128055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-02
[patent_title] => 'DLL FOR PERIOD JITTER MEASUREMENT'
[patent_app_type] => utility
[patent_app_number] => 12/995153
[patent_app_country] => US
[patent_app_date] => 2009-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4745
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20110128055.pdf
[firstpage_image] =>[orig_patent_app_number] => 12995153
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/995153 | DLL for period jitter measurement | May 26, 2009 | Issued |
Array
(
[id] => 4578574
[patent_doc_number] => 07855588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-21
[patent_title] => 'Clock signal generation apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/471757
[patent_app_country] => US
[patent_app_date] => 2009-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 26
[patent_no_of_words] => 9492
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/855/07855588.pdf
[firstpage_image] =>[orig_patent_app_number] => 12471757
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/471757 | Clock signal generation apparatus | May 25, 2009 | Issued |
Array
(
[id] => 5489606
[patent_doc_number] => 20090290677
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-26
[patent_title] => 'BOOTSTRAP CIRCUIT, SHIFT REGISTER EMPLOYING THE SAME AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/470788
[patent_app_country] => US
[patent_app_date] => 2009-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 17839
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0290/20090290677.pdf
[firstpage_image] =>[orig_patent_app_number] => 12470788
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/470788 | Bootstrap circuit, shift register employing the same and display device | May 21, 2009 | Issued |
Array
(
[id] => 5488608
[patent_doc_number] => 20090289679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-26
[patent_title] => 'Duty correction circuit'
[patent_app_type] => utility
[patent_app_number] => 12/453652
[patent_app_country] => US
[patent_app_date] => 2009-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8471
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20090289679.pdf
[firstpage_image] =>[orig_patent_app_number] => 12453652
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/453652 | Duty correction circuit | May 17, 2009 | Issued |
Array
(
[id] => 8809573
[patent_doc_number] => 08447236
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-21
[patent_title] => 'Spatial interference mitigation schemes for wireless communication'
[patent_app_type] => utility
[patent_app_number] => 12/463734
[patent_app_country] => US
[patent_app_date] => 2009-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 14448
[patent_no_of_claims] => 66
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12463734
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/463734 | Spatial interference mitigation schemes for wireless communication | May 10, 2009 | Issued |
Array
(
[id] => 6633830
[patent_doc_number] => 20100035560
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-11
[patent_title] => 'APPARATUS AND METHOD FOR TRANSFORMING AND TRANSMITTING SIGNAL'
[patent_app_type] => utility
[patent_app_number] => 12/436789
[patent_app_country] => US
[patent_app_date] => 2009-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4960
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0035/20100035560.pdf
[firstpage_image] =>[orig_patent_app_number] => 12436789
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/436789 | Apparatus and method for transforming and transmitting signal | May 6, 2009 | Issued |
Array
(
[id] => 7542179
[patent_doc_number] => 08060028
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-11-15
[patent_title] => 'Multi-spectrum high data rate communications system with electromagnetic interference cancellation'
[patent_app_type] => utility
[patent_app_number] => 12/437200
[patent_app_country] => US
[patent_app_date] => 2009-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1903
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/060/08060028.pdf
[firstpage_image] =>[orig_patent_app_number] => 12437200
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/437200 | Multi-spectrum high data rate communications system with electromagnetic interference cancellation | May 6, 2009 | Issued |
Array
(
[id] => 7744740
[patent_doc_number] => 08107913
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-01-31
[patent_title] => 'Method and apparatus for a digital regulated local oscillation (LO) buffer in radio frequency circuits'
[patent_app_type] => utility
[patent_app_number] => 12/437442
[patent_app_country] => US
[patent_app_date] => 2009-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 2649
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/107/08107913.pdf
[firstpage_image] =>[orig_patent_app_number] => 12437442
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/437442 | Method and apparatus for a digital regulated local oscillation (LO) buffer in radio frequency circuits | May 6, 2009 | Issued |
Array
(
[id] => 6454640
[patent_doc_number] => 20100283540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-11
[patent_title] => 'Pre-distortion for a Radio Frequency Power Amplifier'
[patent_app_type] => utility
[patent_app_number] => 12/436966
[patent_app_country] => US
[patent_app_date] => 2009-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5387
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20100283540.pdf
[firstpage_image] =>[orig_patent_app_number] => 12436966
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/436966 | Pre-distortion for a radio frequency power amplifier | May 6, 2009 | Issued |
Array
(
[id] => 8148529
[patent_doc_number] => 08165546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-24
[patent_title] => 'Communicating radio presets between a portable media player and an accessory'
[patent_app_type] => utility
[patent_app_number] => 12/435845
[patent_app_country] => US
[patent_app_date] => 2009-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9287
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/165/08165546.pdf
[firstpage_image] =>[orig_patent_app_number] => 12435845
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/435845 | Communicating radio presets between a portable media player and an accessory | May 4, 2009 | Issued |
Array
(
[id] => 5483607
[patent_doc_number] => 20090273372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-05
[patent_title] => 'HALF BIN LINEAR FREQUENCY DISCRIMINATOR'
[patent_app_type] => utility
[patent_app_number] => 12/434858
[patent_app_country] => US
[patent_app_date] => 2009-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4263
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20090273372.pdf
[firstpage_image] =>[orig_patent_app_number] => 12434858
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/434858 | Half bin linear frequency discriminator | May 3, 2009 | Issued |
Array
(
[id] => 144775
[patent_doc_number] => 07688934
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-30
[patent_title] => 'Shift register and shift register unit for diminishing clock coupling effect'
[patent_app_type] => utility
[patent_app_number] => 12/409280
[patent_app_country] => US
[patent_app_date] => 2009-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 33
[patent_no_of_words] => 8978
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/688/07688934.pdf
[firstpage_image] =>[orig_patent_app_number] => 12409280
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/409280 | Shift register and shift register unit for diminishing clock coupling effect | Mar 22, 2009 | Issued |
Array
(
[id] => 4580523
[patent_doc_number] => 07825712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-02
[patent_title] => 'Multi-phase clock signal generating circuit having improved phase difference and a controlling method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/407508
[patent_app_country] => US
[patent_app_date] => 2009-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5242
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/825/07825712.pdf
[firstpage_image] =>[orig_patent_app_number] => 12407508
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/407508 | Multi-phase clock signal generating circuit having improved phase difference and a controlling method thereof | Mar 18, 2009 | Issued |
Array
(
[id] => 5531214
[patent_doc_number] => 20090231002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-17
[patent_title] => 'POWER SUPPLY NOISE REJECTION IN PLL OR DLL CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 12/401060
[patent_app_country] => US
[patent_app_date] => 2009-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6598
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0231/20090231002.pdf
[firstpage_image] =>[orig_patent_app_number] => 12401060
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/401060 | Power supply noise rejection in PLL or DLL circuits | Mar 9, 2009 | Issued |
Array
(
[id] => 5579104
[patent_doc_number] => 20090174450
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-09
[patent_title] => 'Programmable high-speed cable with boost device'
[patent_app_type] => utility
[patent_app_number] => 12/379068
[patent_app_country] => US
[patent_app_date] => 2009-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 20379
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20090174450.pdf
[firstpage_image] =>[orig_patent_app_number] => 12379068
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/379068 | Programmable high-speed cable with boost device | Feb 11, 2009 | Issued |
Array
(
[id] => 4518880
[patent_doc_number] => 07932761
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-04-26
[patent_title] => 'Fine tuned pulse width modulation'
[patent_app_type] => utility
[patent_app_number] => 12/368264
[patent_app_country] => US
[patent_app_date] => 2009-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3575
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/932/07932761.pdf
[firstpage_image] =>[orig_patent_app_number] => 12368264
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/368264 | Fine tuned pulse width modulation | Feb 8, 2009 | Issued |
Array
(
[id] => 83315
[patent_doc_number] => 07746180
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-29
[patent_title] => 'Phase-locked loop circuit and data reproduction apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/363156
[patent_app_country] => US
[patent_app_date] => 2009-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4248
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/746/07746180.pdf
[firstpage_image] =>[orig_patent_app_number] => 12363156
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/363156 | Phase-locked loop circuit and data reproduction apparatus | Jan 29, 2009 | Issued |