
Douglas C Butler
Examiner (ID: 7550)
| Most Active Art Unit | 3104 |
| Art Unit(s) | 3103, 3613, 3104, 3105, 2899, 3683 |
| Total Applications | 3087 |
| Issued Applications | 2757 |
| Pending Applications | 77 |
| Abandoned Applications | 253 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17645533
[patent_doc_number] => 20220173272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => LIGHT-EMITTING DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/674690
[patent_app_country] => US
[patent_app_date] => 2022-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6585
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17674690
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/674690 | Light-emitting device and manufacturing method thereof | Feb 16, 2022 | Issued |
Array
(
[id] => 18702187
[patent_doc_number] => 11788690
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Light emitting device with improved warm-white color point
[patent_app_type] => utility
[patent_app_number] => 17/580166
[patent_app_country] => US
[patent_app_date] => 2022-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 7441
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17580166
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/580166 | Light emitting device with improved warm-white color point | Jan 19, 2022 | Issued |
Array
(
[id] => 17583167
[patent_doc_number] => 20220140022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => ORGANIC LIGHT EMITTING DEVICE, DISPLAY APPARATUS, PHOTOELECTRIC CONVERSION APPARATUS, ILLUMINATION APPARATUS, AND MOVING OBJECT
[patent_app_type] => utility
[patent_app_number] => 17/569880
[patent_app_country] => US
[patent_app_date] => 2022-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11818
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17569880
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/569880 | ORGANIC LIGHT EMITTING DEVICE, DISPLAY APPARATUS, PHOTOELECTRIC CONVERSION APPARATUS, ILLUMINATION APPARATUS, AND MOVING OBJECT | Jan 5, 2022 | Abandoned |
Array
(
[id] => 17692476
[patent_doc_number] => 20220199769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR DEVICE WITH P-N JUNCTION ISOLATION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/568063
[patent_app_country] => US
[patent_app_date] => 2022-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9692
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17568063
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/568063 | Method for fabricating semiconductor device with P-N junction isolation structure | Jan 3, 2022 | Issued |
Array
(
[id] => 17536623
[patent_doc_number] => 20220115232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => METHODS FOR DEPOSITING A TRANSITION METAL CHALCOGENIDE FILM ON A SUBSTRATE BY A CYCLICAL DEPOSITION PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/557131
[patent_app_country] => US
[patent_app_date] => 2021-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13482
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17557131
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/557131 | METHODS FOR DEPOSITING A TRANSITION METAL CHALCOGENIDE FILM ON A SUBSTRATE BY A CYCLICAL DEPOSITION PROCESS | Dec 20, 2021 | Pending |
Array
(
[id] => 17764970
[patent_doc_number] => 20220238583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => IMAGE SENSOR INCLUDING SEPARATION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/643938
[patent_app_country] => US
[patent_app_date] => 2021-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12694
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17643938
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/643938 | Image sensor including separation structure | Dec 12, 2021 | Issued |
Array
(
[id] => 17523223
[patent_doc_number] => 20220109072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => REDUCING BAND-TO-BAND TUNNELING IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/546002
[patent_app_country] => US
[patent_app_date] => 2021-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16269
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17546002
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/546002 | REDUCING BAND-TO-BAND TUNNELING IN SEMICONDUCTOR DEVICES | Dec 7, 2021 | Pending |
Array
(
[id] => 17485965
[patent_doc_number] => 20220093469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => SEMICONDUCTOR ARRANGEMENT AND METHOD FOR MAKING
[patent_app_type] => utility
[patent_app_number] => 17/542802
[patent_app_country] => US
[patent_app_date] => 2021-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7837
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17542802
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/542802 | Semiconductor arrangement and method for making | Dec 5, 2021 | Issued |
Array
(
[id] => 17481930
[patent_doc_number] => 20220089434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => STRUCTURE FOR MICROELECTROMECHANICAL SYSTEMS (MEMS) DEVICES TO CONTROL PRESSURE AT HIGH TEMPERATURE
[patent_app_type] => utility
[patent_app_number] => 17/542679
[patent_app_country] => US
[patent_app_date] => 2021-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10161
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17542679
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/542679 | Structure for microelectromechanical systems (MEMS) devices to control pressure at high temperature | Dec 5, 2021 | Issued |
Array
(
[id] => 18906185
[patent_doc_number] => 20240021670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => POWER SEMICONDUCTOR DEVICE WITH AN INSULATED TRENCH GATE ELECTRODE
[patent_app_type] => utility
[patent_app_number] => 18/039907
[patent_app_country] => US
[patent_app_date] => 2021-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3510
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18039907
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/039907 | POWER SEMICONDUCTOR DEVICE WITH AN INSULATED TRENCH GATE ELECTRODE | Nov 29, 2021 | Pending |
Array
(
[id] => 17477624
[patent_doc_number] => 20220085128
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => Display Device
[patent_app_type] => utility
[patent_app_number] => 17/535796
[patent_app_country] => US
[patent_app_date] => 2021-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7781
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17535796
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/535796 | Display Device | Nov 25, 2021 | Abandoned |
Array
(
[id] => 17536893
[patent_doc_number] => 20220115502
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => FABRICATION OF SILICON CARBIDE INTEGRATED POWER MOSFETS ON A SINGLE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 17/533943
[patent_app_country] => US
[patent_app_date] => 2021-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8569
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17533943
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/533943 | FABRICATION OF SILICON CARBIDE INTEGRATED POWER MOSFETS ON A SINGLE SUBSTRATE | Nov 22, 2021 | Pending |
Array
(
[id] => 17676841
[patent_doc_number] => 20220190008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => IMAGE SENSING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/524368
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15917
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524368
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524368 | IMAGE SENSING DEVICE | Nov 10, 2021 | Pending |
Array
(
[id] => 20307166
[patent_doc_number] => 12453177
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Integrated circuit including asymmetric ending cells and system-on-chip including the same
[patent_app_type] => utility
[patent_app_number] => 17/515747
[patent_app_country] => US
[patent_app_date] => 2021-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 6523
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 336
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17515747
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/515747 | Integrated circuit including asymmetric ending cells and system-on-chip including the same | Oct 31, 2021 | Issued |
Array
(
[id] => 19539523
[patent_doc_number] => 12132080
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-29
[patent_title] => FinFET with shorter fin height in drain region than source region and related method
[patent_app_type] => utility
[patent_app_number] => 17/452651
[patent_app_country] => US
[patent_app_date] => 2021-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5906
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17452651
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/452651 | FinFET with shorter fin height in drain region than source region and related method | Oct 27, 2021 | Issued |
Array
(
[id] => 17403076
[patent_doc_number] => 20220045167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => VFET STANDARD CELL ARCHITECTURE WITH IMPROVED CONTACT AND SUPER VIA
[patent_app_type] => utility
[patent_app_number] => 17/510753
[patent_app_country] => US
[patent_app_date] => 2021-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8714
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17510753
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/510753 | VFET standard cell architecture with improved contact and super via | Oct 25, 2021 | Issued |
Array
(
[id] => 18563094
[patent_doc_number] => 11728348
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Vertically stacked field effect transistors
[patent_app_type] => utility
[patent_app_number] => 17/498241
[patent_app_country] => US
[patent_app_date] => 2021-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 24
[patent_no_of_words] => 5141
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17498241
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/498241 | Vertically stacked field effect transistors | Oct 10, 2021 | Issued |
Array
(
[id] => 17692366
[patent_doc_number] => 20220199659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => METHOD FOR MAKING ISOLATION REGION OF CIS DEVICE, AND SEMICONDUCTOR DEVICE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/496136
[patent_app_country] => US
[patent_app_date] => 2021-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3510
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17496136
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/496136 | Method for making isolation region of CIS device | Oct 6, 2021 | Issued |
Array
(
[id] => 17486291
[patent_doc_number] => 20220093795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING RECESS GATE STRUCTURE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/480293
[patent_app_country] => US
[patent_app_date] => 2021-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9392
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17480293
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/480293 | Semiconductor device including recess gate structure and method of manufacturing the same | Sep 20, 2021 | Issued |
Array
(
[id] => 18264456
[patent_doc_number] => 20230085698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => CAPACITOR PADS AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/448288
[patent_app_country] => US
[patent_app_date] => 2021-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17448288
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/448288 | CAPACITOR PADS AND METHODS OF MANUFACTURING THE SAME | Sep 20, 2021 | Pending |