Douglas D. Watts

Array ( [id] => 5159924 [patent_doc_number] => 20070172968 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-26 [patent_title] => 'Method of processing semiconductor substrate' [patent_app_type] => utility [patent_app_number] => 11/651863 [patent_app_country] => US [patent_app_date] => 2007-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2057 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20070172968.pdf [firstpage_image] =>[orig_patent_app_number] => 11651863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4971390 [patent_doc_number] => 20070111392 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-17 [patent_title] => 'Method for thermally releasing chip cut piece from thermal release type pressure sensitive adhesive sheet, electronic component and circuit board' [patent_app_type] => utility [patent_app_number] => 11/650449 [patent_app_country] => US [patent_app_date] => 2007-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5629 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20070111392.pdf [firstpage_image] =>[orig_patent_app_number] => 11650449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 278338 [patent_doc_number] => 07557415 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-07 [patent_title] => 'Trench isolation type semiconductor device and related method of manufacture' [patent_app_type] => utility [patent_app_number] => 11/650418 [patent_app_country] => US [patent_app_date] => 2007-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 4645 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/557/07557415.pdf [firstpage_image] =>[orig_patent_app_number] => 11650418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4925214 [patent_doc_number] => 20080164577 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-10 [patent_title] => 'Patterned silicon submicron tubes' [patent_app_type] => utility [patent_app_number] => 11/649634 [patent_app_country] => US [patent_app_date] => 2007-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3860 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20080164577.pdf [firstpage_image] =>[orig_patent_app_number] => 11649634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 122712 [patent_doc_number] => 07709874 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-04 [patent_title] => 'Semiconductor device having a split gate structure with a recessed top face electrode' [patent_app_type] => utility [patent_app_number] => 11/649208 [patent_app_country] => US [patent_app_date] => 2007-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 43 [patent_no_of_words] => 11808 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/709/07709874.pdf [firstpage_image] =>[orig_patent_app_number] => 11649208 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 204493 [patent_doc_number] => 07629213 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-08 [patent_title] => 'Method of manufacturing flash memory device with void between gate patterns' [patent_app_type] => utility [patent_app_number] => 11/647628 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 1385 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/629/07629213.pdf [firstpage_image] =>[orig_patent_app_number] => 11647628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 270418 [patent_doc_number] => 07563654 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-21 [patent_title] => 'Method of manufacturing semiconductor device for formation of pin transistor' [patent_app_type] => utility [patent_app_number] => 11/647759 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3482 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/563/07563654.pdf [firstpage_image] =>[orig_patent_app_number] => 11647759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13655 [patent_doc_number] => 07803681 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-28 [patent_title] => 'Semiconductor device with a bulb-type recess gate' [patent_app_type] => utility [patent_app_number] => 11/647328 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 2271 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/803/07803681.pdf [firstpage_image] =>[orig_patent_app_number] => 11647328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4932999 [patent_doc_number] => 20080003774 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'Semiconductor device manufactured with a double shallow trench isolation process' [patent_app_type] => utility [patent_app_number] => 11/647324 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4683 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20080003774.pdf [firstpage_image] =>[orig_patent_app_number] => 11647324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5085468 [patent_doc_number] => 20070275519 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-29 [patent_title] => 'Method of manufacturing non-volatile memory device' [patent_app_type] => utility [patent_app_number] => 11/646728 [patent_app_country] => US [patent_app_date] => 2006-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1953 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20070275519.pdf [firstpage_image] =>[orig_patent_app_number] => 11646728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4772036 [patent_doc_number] => 20080057694 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-06 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/646699 [patent_app_country] => US [patent_app_date] => 2006-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2822 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20080057694.pdf [firstpage_image] =>[orig_patent_app_number] => 11646699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4930440 [patent_doc_number] => 20080001215 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'Semiconductor device having recess gate and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/646233 [patent_app_country] => US [patent_app_date] => 2006-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2187 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20080001215.pdf [firstpage_image] =>[orig_patent_app_number] => 11646233 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5095741 [patent_doc_number] => 20070117350 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-24 [patent_title] => 'STRAINED SILICON ON INSULATOR (SSOI) WITH LAYER TRANSFER FROM OXIDIZED DONOR' [patent_app_type] => utility [patent_app_number] => 11/616517 [patent_app_country] => US [patent_app_date] => 2006-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7609 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20070117350.pdf [firstpage_image] =>[orig_patent_app_number] => 11616517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4988700 [patent_doc_number] => 20070155039 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-05 [patent_title] => 'Method for manufacturing CMOS image sensor' [patent_app_type] => utility [patent_app_number] => 11/646803 [patent_app_country] => US [patent_app_date] => 2006-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2659 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20070155039.pdf [firstpage_image] =>[orig_patent_app_number] => 11646803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 196571 [patent_doc_number] => 07638384 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-29 [patent_title] => 'Method of fabricating a semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/616285 [patent_app_country] => US [patent_app_date] => 2006-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 1740 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/638/07638384.pdf [firstpage_image] =>[orig_patent_app_number] => 11616285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 348729 [patent_doc_number] => 07494843 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-02-24 [patent_title] => 'Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding' [patent_app_type] => utility [patent_app_number] => 11/645488 [patent_app_country] => US [patent_app_date] => 2006-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 45 [patent_figures_cnt] => 135 [patent_no_of_words] => 27312 [patent_no_of_claims] => 100 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 295 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/494/07494843.pdf [firstpage_image] =>[orig_patent_app_number] => 11645488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 190833 [patent_doc_number] => 07642144 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-05 [patent_title] => 'Transistors with recessed active trenches for increased effective gate width' [patent_app_type] => utility [patent_app_number] => 11/644259 [patent_app_country] => US [patent_app_date] => 2006-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 5802 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/642/07642144.pdf [firstpage_image] =>[orig_patent_app_number] => 11644259 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4876595 [patent_doc_number] => 20080149978 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-26 [patent_title] => 'Memory device and method of fabricating a memory device' [patent_app_type] => utility [patent_app_number] => 11/645124 [patent_app_country] => US [patent_app_date] => 2006-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3976 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0149/20080149978.pdf [firstpage_image] =>[orig_patent_app_number] => 11645124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5213701 [patent_doc_number] => 20070102781 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-10 [patent_title] => 'Split transfer gate for dark current suppression an imager pixel' [patent_app_type] => utility [patent_app_number] => 11/642868 [patent_app_country] => US [patent_app_date] => 2006-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 4697 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20070102781.pdf [firstpage_image] =>[orig_patent_app_number] => 11642868 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 330428 [patent_doc_number] => 07510923 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-31 [patent_title] => 'Slim spacer implementation to improve drive current' [patent_app_type] => utility [patent_app_number] => 11/641578 [patent_app_country] => US [patent_app_date] => 2006-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 3631 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/510/07510923.pdf [firstpage_image] =>[orig_patent_app_number] => 11641578 [rel_patent_id] =>[rel_patent_doc_number] =>)