Douglas King

Array ( [id] => 4790742 [patent_doc_number] => 20080291715 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-27 [patent_title] => 'NONVOLATILE MEMORY DEVICE USING VARIABLE RESISTIVE MATERIALS' [patent_app_type] => utility [patent_app_number] => 12/116295 [patent_app_country] => US [patent_app_date] => 2008-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8136 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20080291715.pdf [firstpage_image] =>[orig_patent_app_number] => 12116295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8190175 [patent_doc_number] => 08183624 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-22 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/061075 [patent_app_country] => US [patent_app_date] => 2008-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 43 [patent_no_of_words] => 10151 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/183/08183624.pdf [firstpage_image] =>[orig_patent_app_number] => 12061075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 105296 [patent_doc_number] => 07724594 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-25 [patent_title] => 'Leakage current control device of semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/044484 [patent_app_country] => US [patent_app_date] => 2008-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3443 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/724/07724594.pdf [firstpage_image] =>[orig_patent_app_number] => 12044484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4879848 [patent_doc_number] => 20080153231 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-26 [patent_title] => 'MANUFACTURING METHOD OF NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 12/036299 [patent_app_country] => US [patent_app_date] => 2008-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8062 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20080153231.pdf [firstpage_image] =>[orig_patent_app_number] => 12036299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4865336 [patent_doc_number] => 20080144395 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-19 [patent_title] => 'OPERATING METHOD OF NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 12/036298 [patent_app_country] => US [patent_app_date] => 2008-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8062 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0144/20080144395.pdf [firstpage_image] =>[orig_patent_app_number] => 12036298 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7980079 [patent_doc_number] => 08072792 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-06 [patent_title] => 'Integrated circuit with resistive memory cells and method for manufacturing same' [patent_app_type] => utility [patent_app_number] => 12/031955 [patent_app_country] => US [patent_app_date] => 2008-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3275 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/072/08072792.pdf [firstpage_image] =>[orig_patent_app_number] => 12031955 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9972732 [patent_doc_number] => 09019756 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-04-28 [patent_title] => 'Architecture for device having cantilever electrode' [patent_app_type] => utility [patent_app_number] => 12/070151 [patent_app_country] => US [patent_app_date] => 2008-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 5627 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12070151 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 170840 [patent_doc_number] => 07668004 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-23 [patent_title] => 'Non-volatile switching and memory devices using vertical nanotubes' [patent_app_type] => utility [patent_app_number] => 12/019746 [patent_app_country] => US [patent_app_date] => 2008-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 31 [patent_no_of_words] => 6265 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/668/07668004.pdf [firstpage_image] =>[orig_patent_app_number] => 12019746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4926236 [patent_doc_number] => 20080165599 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-10 [patent_title] => 'DESIGN STRUCTURE USED FOR REPAIRING EMBEDDED MEMORY IN AN INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/967324 [patent_app_country] => US [patent_app_date] => 2007-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3046 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20080165599.pdf [firstpage_image] =>[orig_patent_app_number] => 11967324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5500729 [patent_doc_number] => 20090161417 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'Two cell per bit phase change memory' [patent_app_type] => utility [patent_app_number] => 12/004535 [patent_app_country] => US [patent_app_date] => 2007-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2305 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20090161417.pdf [firstpage_image] =>[orig_patent_app_number] => 12004535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9356853 [patent_doc_number] => 08675399 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-03-18 [patent_title] => 'Magnetic unit and magnetic storage device' [patent_app_type] => utility [patent_app_number] => 12/528393 [patent_app_country] => US [patent_app_date] => 2007-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 19 [patent_no_of_words] => 14056 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 321 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12528393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4732531 [patent_doc_number] => 20080049510 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-28 [patent_title] => 'Flash Memory Controller Utilizing Multiple Voltages and a Method of Use' [patent_app_type] => utility [patent_app_number] => 11/937451 [patent_app_country] => US [patent_app_date] => 2007-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4390 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20080049510.pdf [firstpage_image] =>[orig_patent_app_number] => 11937451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8739729 [patent_doc_number] => 08411509 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-02 [patent_title] => 'Memory and method for charging a word line thereof' [patent_app_type] => utility [patent_app_number] => 11/976975 [patent_app_country] => US [patent_app_date] => 2007-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3501 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11976975 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4926195 [patent_doc_number] => 20080165558 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-10 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/873020 [patent_app_country] => US [patent_app_date] => 2007-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3086 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20080165558.pdf [firstpage_image] =>[orig_patent_app_number] => 11873020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4686884 [patent_doc_number] => 20080031065 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-07 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE WITH COLUMN TO BE SELECTED BY BIT LINE SELECTION SIGNAL' [patent_app_type] => utility [patent_app_number] => 11/865398 [patent_app_country] => US [patent_app_date] => 2007-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8698 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20080031065.pdf [firstpage_image] =>[orig_patent_app_number] => 11865398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4650073 [patent_doc_number] => 20080037329 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-14 [patent_title] => 'Nonvolatile semiconductor memory, method for reading the same, and microprocessor' [patent_app_type] => utility [patent_app_number] => 11/905225 [patent_app_country] => US [patent_app_date] => 2007-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6212 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20080037329.pdf [firstpage_image] =>[orig_patent_app_number] => 11905225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4717283 [patent_doc_number] => 20080239805 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY AND DATA READING METHOD' [patent_app_type] => utility [patent_app_number] => 11/863915 [patent_app_country] => US [patent_app_date] => 2007-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 35 [patent_no_of_words] => 18409 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20080239805.pdf [firstpage_image] =>[orig_patent_app_number] => 11863915 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 300868 [patent_doc_number] => 07539075 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-26 [patent_title] => 'Implementation of a fusing scheme to allow internal voltage trimming' [patent_app_type] => utility [patent_app_number] => 11/860332 [patent_app_country] => US [patent_app_date] => 2007-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7697 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/539/07539075.pdf [firstpage_image] =>[orig_patent_app_number] => 11860332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5269965 [patent_doc_number] => 20090073741 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-19 [patent_title] => 'NAND-STRUCTURED SERIES VARIABLE-RESISTANCE MATERIAL MEMORIES, PROCESSES OF FORMING SAME, AND METHODS OF USING SAME' [patent_app_type] => utility [patent_app_number] => 11/857647 [patent_app_country] => US [patent_app_date] => 2007-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6650 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20090073741.pdf [firstpage_image] =>[orig_patent_app_number] => 11857647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4581571 [patent_doc_number] => 07859883 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-28 [patent_title] => 'Recordable electrical memory' [patent_app_type] => utility [patent_app_number] => 11/855537 [patent_app_country] => US [patent_app_date] => 2007-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 40 [patent_no_of_words] => 16414 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/859/07859883.pdf [firstpage_image] =>[orig_patent_app_number] => 11855537 [rel_patent_id] =>[rel_patent_doc_number] =>)